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Abstract 
As efficient tools, graph-based approaches, such as edge coloring and tree 
structures, are used in many areas of Computer Science. In fact, for a given 
problem, we can use graph-based approaches in the studies of the problem as long 
as we can formulate its corresponding graph model. 
This thesis focuses on the studies of the problems in FPGAs, file transfers by 
using graph-based approaches. Also we give some results on factorizations of 
graphs. 
• On the optimal four-way switch box routing structures of FPGA 
greedy routing architectures. The problem of mapping a global 
routing to a detailed routing in a number of 2D routing architectures has 
been shown to be NP-complete. These routing structures include the 
Xilinx style routing architecture, as well as architectures with 
significantly higher switching flexibility. In response to this complexity, 
a different class of FPGA structures called Greedy Routing 
Architectures (GRAs), where a locally optimal switch box routing can 
be greedily extended to an optimal, whole chip routing, was proposed 
[8]. On GRAs, routing of the entire chip can be decomposed into 3 
i 
kinds of four-way switch box routing problems where each can be 
optimally solved in polynomial time. In this thesis, we formulate the 
graph models of such routing problems, explore their optimal structures 
and give the requirement of their minimum routing switches [16, 17:. 
• Application of (0, /)-factorization on the scheduling of file transfers. 
The scheduling of file transfers in networks to minimize the overall 
finishing time was first studied by Coffman, Garey, Johnson and 
Lapaugh [22] in 1985, and they showed that the general problem is NP-
Complete even the file transfer graph G is a tree. Since then, some 
results on the file transfer problem were obtained by the edge-coloring 
approach. In this thesis, we propose the {0, f)-factorization method in 
the file transfer problem. We obtain some bounds on the overall 
finishing time for a family of general file transfer graphs [19]. Our 
results are better than some known results obtained by the edge-coloring 
approach. 
• Decomposition graphs into (g, /)-factors. Factors and factorizations of 
graphs is one of the major areas in Graph Theory. In 1970, Lovasz 
obtained a necessary and sufficient conditions for the existence of a (g, 
y)-factor. Since then, (g, y)-factors and (g, /)-factorizations have been 
attracted much attention. For example, see [18, 20, 26, 40, 41]. Li this 
thesis, we studied the (g, /)-factorization problem, and obtained some 
sufficient conditions for a graph to be (g, /)-factorable. One of them is 
the following: Let G be a multigraph, m be a positive integer, 1 < 3 be an 
integer with 1 = m (mod 4), and g(x) and f{x) be two integer-valued 
functions defined on V(G) with g(x) < do(x) <J{x) for each x e V(G). If 
G is an (mg(x) + 2L^J + 1, mf(x) 一 2L^J — />graph, then G is (g，f)-
factorable. Several previous (g,力-factorization results can now be seen 




潘 教 峰 
论 文 摘 要 
图 方 法 是 十 分 有 效 的 方 法 ， 应 用 于 计 算 机 科 学 的 许 多 领 域 ， 例 如 边 染 色 
方 法 和 树 结 构 方 法 等 。 实 际 上 ， 给 定 一 个 问 题 ， 只 要 我 们 能 够 抽 象 出 其 相 应 
的 图 模 型 ， 我 们 就 可 以 用 图 方 法 来 研 究 这 个 问 题 。 
本 论 文 著 重 应 用 图 方 法 研 究 现 场 可 编 程 序 门 阵 列 （ F i e l d Programble Gate 
A r r a y s , 简称？？ 0 八 3 )和文件传输中的问题。另外，论文还给出图的因子分解中 
的 一 些 新 结 果 。 
• 关于 F P G A 的贪娶路径选择体系结构（ G r e e d y Routing A r c h i t e c t u r e s，简称 
G R A s ) 中 的 最 优 四 向 开 关 盒 路 径 选 择 结 构 （four-way switch box routing 
s t r u c t u r e ) �在许多 二 维 FPGA 路径选择体系结构（ F P G A routing architectures) 
中，把全局路径选择(8 1 0 6 & 1 r o u t i n g )影射到详细路径选择（ d e t a l i e d routing) 
的 问 题 已 经 被 证 明 是 N P - 完 全 问 题 ， 其 中 包 括 X i H n x 类 型 的 路 径 选 择 体 
系 结 构 以 及 具 有 高 度 开 关 灵 活 性 的 路 径 选 择 体 系 结 构 。 针 对 上 述 问 题 的 
复杂性，一类名为 0 1 1八 3的？？ 0八路径选择体系结构被开发出来 [ 8 ]。在 
G R A s 中 ， 局 部 最 优 的 开 关 盒 路 径 选 择 可 以 一 步 步 地 扩 展 到 整 个 芯 片 的 路 
径 选 择 。 整 个 芯 片 的 路 径 选 择 可 分 解 为 三 种 四 向 开 关 盒 路 径 选 择 问 题 。 
其 中 的 每 一 个 问 题 可 以 在 多 项 式 时 间 内 最 优 地 得 到 解 决 。 在 本 论 文 中 ， 
我 们 抽 象 出 以 上 问 题 的 图 模 型 ， 研 究 并 给 出 了 其 相 应 的 最 优 结 构 和 所 需 
最 少 路 径 选 择 开 关 数 [ 1 6 ， 1 7 ] � 
參（久 / ) -因子分解在文件传输安排问题中的应用。 1 9 8 5 年， C o f f m a n , G a r e y , 
iii 
Johnson and LaPaugh [ 2 2 ] 第 一 次 研 究 了 文 件 传 输 安 排 问 题 ’ 其 目 的 是 使 整 
个 文 件 传 输 的 完 成 时 间 最 短 ° 他 们 还 证 明 即 使 文 件 传 输 图 （ ？ 是 树 ’ 上 述 
问 题 也 是 N P - 完 全 的 ° 后 来 ’ 人 们 用 边 染 色 的 方 法 得 到 上 述 问 题 的 一 些 
结 果 ° 本 论 文 把 ( 0 ’ 力 - 因 子 分 解 的 方 法 用 在 上 述 问 题 中 ， 并 对 一 类 一 般 
性 的 文 件 传 输 图 得 到 关 于 整 个 文 件 传 输 完 成 时 间 的 一 些 界 [ 1 9 ] �我 们 的 
结 果 比 一 些 已 知 的 由 边 染 色 方 法 得 到 的 结 果 要 好 。 
• 分 解 图 为 f e J)-因子。图的因子和因子分解问题是图论中研究的主要问题 
之 一 。 1 9 7 0 年 ， [ 0 乂 3 2 给 出 了 一 个 图 具 有 ^ 务 因 子 的 充 分 必 要 条 件 。 
从 此 ， 对 仏 务 因 子 和 ^ 力 - 因 子 分 解 问 题 的 研 究 得 到 很 大 关 注 并 取 得 一 
系 列 结 果 ， 如 可 参 看 [ 1 8 ’ 2 0 ， 2 6 ， 4 0 ， 4 1 ] °本论文研究了（容 ,力 -因 
子 分 解 问 题 并 得 到 图 可 f e 力 - 因 子 化 的 一 些 充 分 条 件 ° 从 我 们 的 结 果 可 
以 推 导 许 多 前 人 的 结 果 [ 1 8 ] 。 
iv 
Table of Contents 
Abstract i 
Acknowledgments v 
List of Tables x 
List of Figures xi 
Chapter 1. Introduction 1 
1.1 Graph definitions 2 
1.2 The S box graph 2 
1.3 The file transfer graph 4 
1.4 (g, f)-factor and (g, f)-factorization 5 
1.5 Thesis contributions 6 
1.6 Organization of the thesis 7 
Chapter 2. On the Optimal Four-way Switch Box Routing Structures 
of FPGA Greedy Routing Architectures 8 
2.1 Mroduction 9 
2.1.1 FPGA model and S box model 9 
2.1.2 FPGA routing 10 
2.1.3 Problem formulation 1 0 
vii 
2.2 Definitions and terminology 1 2 
2.2.1 General terminology 1 2 
2.2.2 Graph definitions 1 5 
2.2.3 The S box graph 1 5 
2.3 Properties of the S box graph and side-to-side graphs 1 6 
2.3.1 On the properties of the S box graph 1 6 
2.3.2 The properties of side-to-side graphs 1 9 
2.4 Conversion of the four-way FPGA routing problem 2 3 
2.4.1 Conversion of the S box model 24 
2.4.2 Conversion of the D A A A model 2 6 
2.4.3 Conversion ofthe DADA model 2 7 
2.4.4 Conversion of the DDDA model 2 8 
2.5 Low bounds of routing switches 2 8 
2.5.1 The lower bound ofthe D A A A model 2 9 
2.5.2 The lower bound ofthe DADA model 3 0 
2.5.3 The lower bound ofthe DDDA model 3 1 
2.6 Optimal structure ofone-side predetermined 
four-way FPGA routing 3 2 
2.7 Optimal structures of two-side and three-side predetermined 
four-way FPGA routing 4 5 
2.7.1 Optimal structure of two-side predetermined 
four-way FPGA routing 4 6 
2.7.2 Optimal structure of three-side predetermined 
four-way FPGA routing 4 7 
2.8 Conclusion 4 9 
Appendix 50 
Chapter 3. Application of (0, /)-Factorization on 
the Scheduling of File Transfers 5 3 
3.1 Mroduction 53 
3.1.1 (0,y)-factorization 54 
viii 
3.1.2 File transfer model and its graph 5 4 
3.1.3 Previous results 5 6 
3.1.4 Our results and outline of the chapter 5 6 
3.2 NP-completeness 5 7 
3.3 Some lemmas 5 8 
3.4 Bounds of file transfer graphs 59 
3.5 Comparison 62 
3.6 Conclusion 6 8 
Chapter 4. Decomposition Graphs into (《，/)-Factors 6 9 
4.1 Mroduction 69 
4.1�1 (g", y)-factors and (g, y)-factorizations 6 9 
4.1.2 Previous work 7 0 
4.1.3 Our results 72 
4.2 ProofofTheorem 2 73 
4.3 ProofofTheorem 3 79 
4.4 ProofofTheorem 4 80 
4.5 Related previous results 8 2 
4.6 Conclusion 8 4 
Chapter 5. Conclusion 8 5 
5.1 About graph-based approaches 85 
5.2 FPGA routing 87 
5.3 The scheduling of file transfer 8 8 
Bibliography 8 9 
Vita 9 4 
ix 
List of Tables 
Table 2.1 The relations between side-to-side graphs and the S box graph 
with the three S box models 19 
Table 2.2 The relations between side-to-side models and S box models 2 4 
Table 2.3 The relations between side-to-side graphs and S box graphs 24 
Table 2.4 The decomposition of S box models 
in terms of side-to-side models 2 5 
Table 2.5 The decomposition of S box graphs 
In terms of side-to-side graphs 25 
Table 3.1 Data of the file transfer network of example 1 6 6 
Table 3.2 Data of the file transfer network of example 2 6 7 
X 
List of Figures 
Fig 1.2.1 The FPGA model 3 
Fig.1.2.2 Two types of switch modules 
(a)A switch box. (b) A switch matrix 3 
Fig.1.2.3 Six types of side-to-side connections of an S box 4 
Fig.1.2.4 Graph representation of an S box 4 
Fig.1.3.1 The file transfer graph 5 
Fig 2.1.1 The FPGA model 9 
Fig.2.1.2 Two types of switch modules 
(a)A switch box. (b) A switch matrix 9 
Fig.2.1.3 Snake-like routing order of GRAs 11 
Fig.2.2.1. Six types of side-to-side connections of an S box 13 
Fig.2.2.2. D A A A model: an S box with the top side predetermined 13 
Fig.2.2.3. DADA model: 
an S box with the top and bottom sides predetermined 1 3 
Fig.2.2.4. D A A A model: 
an S box with the top, left and bottom sides predetermined 13 
Fig.2.2.5. the DD model 14 
Fig.2.2.6. T h e A A model 14 
Fig 2.2.7. The DAD model 1 4 
Fig.2.2.8. The A D A model 1 4 
Fig 2.2.9. The DDD model 1 4 
Fig 2.2.10.The DDAD model 1 4 
xi 
Fig.2.2.11 Graph representation of an S box 1 6 
Fig.2.3.1 Constraint Model and its graph representation 22 
Fig 2.3.2. A solution model ofthe A D A 23 
Fig.2.4.1 Type 1 o f A D A model 27 
Fig 2.4.2 T y p e 2 o f A D A model 27 
Fig 2.4.3 Type 3 o f A D A model 27 
Fig 2.6.1 The D A A A S Box with the top side predetermined 32 
Fig 2.6.2 A routing example of D A A A model 4 5 
Fig.2.7.1 The D AD A S Box 
with the top and bottom side predetermined 47 
Fig.2. 7.2 The DDDA S Box 
with the top, left and bottom sides predetermined 4 8 
Fig.3.1 {0, y)-factors of a file transfer graphs 5 5 




Graph-based approaches are mathematical-analysis techniques based on graphs. 
As efficient approaches, graph-based approaches play an important role in the 
development of theory of Computer Science. For example, the famous Steiner Tree 
problem asks for a shortest network which spans a given set of points in 
communication or a minimum total length of wires which connect a given set of 
points in VLSI chip design [13, 14]. The basic technique in the studies of the 
Steiner Tree problem is a graph-based approach [15]. Another popular graph-based 
approach is binary tree structure, which is widely used in many areas of Computer 
Science, such as data structure, logic synthesis [21], etc. With the rapid 
development of the theory of Computer Science, more and more graph-based 
approaches are introduced into the studies of various areas of Computer Science, 
such as the edge-coloring approach in the scheduling of file transfers [22] and in 
the three-stage Clos-networks. 
Jn fact, for a given problem, we can used graph-based approaches in the study 
of the problem as long as we can formulate its graph model: a set of points and a 
set of edges which represent pairwise relations ofpoints. 
Li this chapter, we formulate the S box graph in FPGAs and introduce the file 
transfer graph [22] in the scheduling of file transfers which are introduced in 
1 
2 
section 1.2 and section 1.3. Then, in the rest of the thesis, we study a routing 
problem related to the S box graph in FPGAs and the scheduling of file transfers by 
using graph-based approaches. Also we study the factorizations of graphs, which is 
one of the major areas of Graph Theory. In the following, we first give definitions 
about a graph. 
1.1 Graph definitions 
G — {V, E) denotes a graph with vertex set V{G) and edge set E{G). Denote the 
degree of vertex v by d{v), and the neighborhood of v by A^(v). I f X i s a subset of 
V(G), then N(JQ denote all vertices in F(G) which are adjacent to at least one vertex 
of X. Also, the subgraph induced by X is denoted by G[X\. A bipartite graph 
G=(Vj, V2； E) is a graph whose vertex set can be partitioned into two sets Vj and V2 
such that one endpoint of e is in Vj and the other endpoint of e is in V2 for any edge 
eeE. A matching is a set of edges in a graph G such that no two edges have a 
vertex in common. A bipartite graph G={Vj, V2； E) has a complete matching if it 
has a matching of size = min {|F7|, |F2|}. 
1.2 The S box graph 
An FPGA (Field Programmable Gate Array) is an array of pre-fabricated 
functional blocks and wire segments with user-programmability of logic and 
routing resources. Because of their fast tum-around time and economic 
manufacturing cost for low volume designs, FPGAs have been a rapidly growing 
medium for ASIC implementations. A popular FPGA technology is based on 
Look-Up-Tables (LUTs) and static R A M (SRAM) (e.g., Xilinx[9]). The routing 
architecture discussed here is also described in [2, 4, 7, 9] and a simplified model is 
shown in Fig.1.2.1. 
In the typical routing architecture shown, each logic cell is marked L and can 
be configured to be a Look-Up-Table (LUT), flip-flop, etc.[9]. We assume there are 
W prefabricated wire segments running between the cells in both vertical and 
horizontal channels with each wire length spanning an L block. Each routing track 
3 
within a channel is assigned a track id as shown in Fig.1.2.2. Programmable routing 
switches are grouped inside the connection (C) boxes and switch (S) boxes. The C 
boxes contain routing switches that can be programmed to connect logic block pins 
to wire segments. The S boxes contain switches that allow one wire segment to be 
connected to another. 
Vertical routing 
channels (tracks) 
Ar^ ^ ^ 
^ A ~" X ~~ 
L = t c J = L = L c J = L 
J III . n r ^-wH . T . h n p J - "• "• "一 s * h 
1 ^ ¾ ! ¾ ^ ^ : ^ , — — � ^ ^ ^ ^ J J : ^ j ^ L ^ ^ ^ ^ ; ^ X ^ 
L —• C — L — C — L Horizontal routing 
III ‘ III III III |j| channel (tracks) 
M& s ^ ^ 8 ¾ > ^ 
^ ^^V^^^^L^Tirl^ 
Connection 丁 j ‘“ j 
module ^ — C 一. J_^  — C — J^ 
~ ~ " ^ ~ T ~ ~ 
Fig 1.2.1 The FPGA model. 
Terminals (tracks) 门 . . , 
Separating switch 
Track id • t I 2丨 \ 
\ I • 
\ . 0 - _ 6 Crossing 
1 一 ‘, ‘ ^ — 1 AT-^switch 
2—-； - 2 " 5 n n ^ 
3—> . — 3 _ X ^  
4— 一 4 6 
, 一 、 ~ ? ~ ~ 9 — 
. , , / “ I I I I ” 
switcn ^  4 3 2 I 
(a) (b) 
Fig.l.2.2 Two types of switch modules. (a)A switch box. (b) A switch matrix. 
We call a four-way switch box shown in Fig.l.2.2 (a) an S box. There are 6 
types of side-to-side switch connection relations in an S box, as shown in Fig.1.2.3. 
Consider the graph G=iV, E) as shown in Fig.1.2.4, in which each track of the 
S box corresponds to a vertex of G and each switch inside the S box corresponds to 
an edge of G. We call the graph G the S box graph. Let V】，V2, V3 and V4 denote the 
set of vertices (tracks) on the top side, on the left side, on the bottom side and on 
4 
the right side, respectively. We call the graph in Fig.l.2.4 S box graph. Let E], E2 
,E3, E4, E5 and Es denote the set of edges (switches) between the left side and the 
bottom side, the bottom side and the right side, the right side and the top side, the 
top side and the left side, the left side and the right side, the bottom side and the 
top side, respectively. Then G can be uniquely decomposed into the following 6 
sub-graphs G/ (/ = 1, 2, 3，4，5, 6) each of which is a bipartite graph: G1={V2， Vs ; 
Ell G2={V3, V4 ； E2\ Gj=(K/, V4 ； Esl G4HVi，V2;E4)，G5=(V2. V4;E5) and 
Ge=(V] ， Vs ； Esy Each of them uniquely represents one of the 6 connection 
relations of an S box. 
/ , t \ P3 G , V. \ 
P , \ ^ 个 \ ^ 
P5 ^ 多 , ^ 
\ V2 , M • G s , V4 
Pi \ / \ t / 
\ /p' v A z ^ 
^6 G, \ V3 “ G2 
Fig.1.2.3 Six types of side-to-side � • ^ �A 广 . ‘ ‘• c � , ^ ^y ^ 。， Fig.1.2.4. Graph representation of an S box. connections 01 an S box. 
1.3 The file transfer graph 
The scheduling of file transfers in networks to minimize the overall finishing 
time as first studied by Coffman, Garey, Johnson and LaPaugh [22] in 1985. Jn the 
file transfer model as shown in Fig.1.3.1, an instance of the problem consists of a 
labeled, undirected multigraph G=(V, E), which we shall call file transfer graph. 
Both the vertices and edges of this graph are labeled with integers. Vertices 
correspond to computers/communication centers, and an edge corresponds to a file 
which one wishes to transfer between the two computers corresponding to its ends. 
fiy), which is an integer-valued function defined on node v, is the port constraint of 
node V, and denotes the maximum number of simultaneous file transfers that the 
given vertex can handle. The label l{e) of an edge e represents the amount of time 
needed to transfer the file corresponding to that edge. 
5 
/ ^ l(eQ rr^ 
Z {f(^^)j \^^^^ Computers/communication center 
/ / \ \ / \ Edge: file needed to be transferred 
/ / \ \ / V between the two adjacent vertices. 
V _ ^ A = A ^ 
(^vA UvA ( ^ 
Y ^ y^^^ l(e) /^T^^\ f(v): port constraint, i.e., the 
\ \ / \ / / maximum number of simultaneous 
\ \ / \ / / file transfers that the vertex v can 
\ \ / \ / / handle. 
\ ^ y / x 
( ^ ^ (f(^^')j ^ \ l(eJ: the amount of time needed to 
^ ^ -"-" transfer the file. 
Fig. 1.3.1 The file transfer graph. 
1.4 (^,/)-factor and (^, /)-factorization 
The factors and factorizations of graphs, i.e., graph factorization, is one of the 
major areas in Graph Theory. The history of graph factorization is almost one 
century old. Numerous results have been obtained on a large scale of factors. For 
example, see [26, 32-43]. In 1970, Lovasz obtained a necessary and sufficient 
conditions for the existence of a (g, y)-factor. Since then, the (g,力-factors and {g, 
/)-factorizations of graphs has attracted much attention. For example, see [18, 
20,26, 40, 41]. Then, what is a fe y)-factor or a {g, y)-factorization? 
Let G be a graph, g(x) and fix) two integer-valued functions defined on F(G). 
Then a graph G is called a {g, /)-graph if g(x) < do{x) <fix) for each x G V{G). A 
{g, f)-factor is a spanning subgraph F such that g(v) <dc{v) <f(v) for each veV(F). 
A graph G is said to be (g, f)-factorable if E{G) can be partitioned into some {g, f)-
factors Fj, F2,…，Ft, and J^={Fj, F2, .... Ft) is called a (g, f)-factorization of 
graph G. 
The {0, f)-factorization of G is a special case of {g,力-factorization of G when 
g(x)=0. Obviously, for any graph G, its edge set E{G) can be partitioned into a set 
of(0,f)-factors ^^{Fj, F2, ..., Ft}. 
6 
1.5 Thesis contributions 
The contributions of the thesis are several theoretical results on FPGAs [16, 
17], the scheduling of file transfers [19], and (g, y)-Factorization of graphs [18]. 
The first contribution is some results on the global routing to detailed routing of 
FPGAs [16, 17]. The problem ofmapping a global routing to a detailed routing in a 
number of 2D routing architectures has been shown to be NP-complete. These 
routing structures include the Xilinx style routing architecture, as well as 
architectures with significantly higher switching flexibility. In response to this 
complexity, a different class of FPGA structures called Greedy Routing 
Architectures (GRAs), where a locally optimal switch box routing can be greedily 
extended to an optimal, whole chip routing, was proposed [1, 7, 8]. On GRAs, 
routing of the entire chip can be decomposed into 3 kinds of four-way switch box 
routing problems where each can be optimally solved in polynomial time. In this 
thesis, we formulate the graph models of such sub-routing problems and investigate 
their optimal structures. We show that the optimal structures of these problems 
require switch populations of 1 - W ^ 3 W , s l w 2 + 2 W and 5W^+W, with m equal 
2 2 
to 1, 2, or 3 respectively. Our results give the lower bounds of routing resources in 
achieving all such kinds of GRAs. We believe that the theoretic models developed 
could also be useful to studies on the other FPGA routing problems. 
The second contribution is the application of (0，/)-factorization on the 
scheduling of file transfers [19]. To our knowledge, it is the first time to use 
factorization approach in scheduling of file transfers. We define zt^ G )^=min{ t | JF 
:{F!，F2, ..., Ft] is a {0, f)-factorization of G}, and call <G) the {0, f)-
factorization number. Then, we show that the {0,力-factorization number z(G) 
corresponds to the minimum overall finishing time in the corresponding file 
transfer problem. Various scheduling problems on networks can be reduced to 
finding a (0，f)-factorization of graph with t = xiJJ). We prove that the problem of 
finding the factorization number <G) is NP-complete, and obtain a lower bound of 
<G) for all file transfer graphs. We also prove that zt^ G) is equal to the lower bound 
7 
for the family of bipartite graphs, i.e., the minimum overall finishing time equals 
the lower bound for a file transfer graph when it is a bipartite graph. For a family 
of general file transfer graphs with^v)>!, we prove that the upper bound of z(G) is 
max i^j^~~^]|v G V{G)). Our results are better than some known results obtained 
by the edge-coloring approach. 
The third contribution is some theoretic results on (g, y)-factorization [18]. We 
obtained some sufficient conditions for a graph to be (g, y)-factorable as follows: 
(i). Let G be a multigraph, m a positive integer, 1 < 3 an integer with / = m (mod 4), 
g(x) an even-integer-valued function defined on V(G) and f{x) an integer-valued 
/7^  
function defined on F(G). If G is an (mg(x), mf (x) — 2L^J — 0-graph, then G is (g， 
y)-factorable. (ii). Let G be a multigraph, m a positive-integer, 1 < 3 an integer with 1 
=m (mod 4), g(x) an integer-valued function defined on V(G) and /(x) an even-
integer-valued function defined on F(G). If G is an (mg(x) + 2L^J + /, mf (x))-
graph, then G is (g, y)-factorable. (iii). Let G be a multigraph, m a positive integer, 1 
< 3 an integer with 1 三 m (mod 4), g(x) Sindfix) integer-valued functions defined on 
V(G), If G is an (mg{x) + 2L^J + /, mf{x) — 2Lf�—/)-graph, then G is {g, f)-
factorable, Several previous (g, /)-factorization results can now be seen as direct 
consequences of ours. 
1.6 Organization ofthe thesis 
The rest of the thesis is organized as follows. Chapter 2 studies the optimal 
four-way switch box routing structures of FPGA Greedy Routing Architectures. 
Chapter 3 explores the application of (0, /)-factorization on the scheduling of file 
transfers. Chapter 4 studies the (g, y)-factorization problem. Chapter 5 gives our 
conclusion remarks and proposes further works. 
Li order to make the following chapters self-contained, the S box graph and the 
file transfer graph used in related chapters and some definitions associated with 
them are repeated in corresponding chapters. 
Chapter 2 
On the Optimal Four-Way Switch Box 
Routing Structures of FPGA Greedy 
Routing Architectures 
The problem of mapping a global routing to a detailed routing in a number of 
2D routing architectures has been shown to be NP-complete. These routing 
structures include the Xilinx style routing architecture, as well as architectures with 
significantly higher switching flexibility. Jn response to this complexity, a different 
class of FPGA structures called Greedy Routing Architectures (GRAs), where a 
locally optimal switch box routing can be greedily extended to an optimal, whole 
chip routing, was proposed [l,7,8]. On GRAs, routing of the entire chip can be 
decomposed into 3 kinds of four-way switch box routing problems where each can 
be optimally solved in polynomial time. Jn this chapter, we explore the optimal 
structures of these four-way switch box routing problems and give the requirement 
of their minimum routing switches. Jn order to make the chapter self-contained, we 




2.1.1 FPGA model and S box model 
An FPGA (Field Programmable Gate Array) is an array of pre-fabricated 
functional blocks and wire segments with user-programmability of logic and 
routing resources. Because of their fast tum-around time and economic 
manufacturing cost for low volume designs, FPGA has been a rapidly growing 
medium for ASIC implementations. A popular FPGA technology is based on Look-
Up-Tables (LUTs) and static R A M (SRAM) (e.g., Xmnx[9]). The routing 
architecture discussed here is also described in [2,4,7,9] and a simplified model is 
shown in Fig.2.LL 
Vertical routing 
channels (tracks) ^ ^ ^ ^ 
——Aj~~" X—— 
L = L c n L = L d = L 
. . > i r 3 ^ E r r ^ i ^ = ^ SwUch 
Los^  M & S ¢ ^ S ¢ ^ . 鹏 她 �7^*^^^i^^^^^3]^?^\ 
L — C — L — C — L Horizontal routing 
||| III III III III channel (tracks) 
_^^ffl s H ^ ^ Y K ^ ^ 
Connection 丁 r-^^ j ^-^^ 丁 
module ^ — C —. J^ — C — JL^ 
~ T ^ ~~r^t^~" 
Fig2.1.1 The FPGA model 
Terminals (tracks) „ . , 
Separating switch 
Track id • 1 ？ 1 \ 
\ ~ I . I J. J. ~ • ^ 
\ � , ^ o-~~6 Crossing 
1— r/ _ 1 ^--"^ switch 
2 - • ；' - 2 - ^ ^ ^ t ^ ~ 
3一、 < — 3 T 6  
4— --、 — 4 6 
, �\ — Q — O — 
. , , x ” I I I I “ 
switch^ 4 3 2 ] 
(a) (b) 
Fig.2.1.2 Two types of switch modules. (a)A switch box. (b) A switch matrix 
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Li the typical routing architecture shown, each logic cell is marked L and can be 
configured to be a Look-Up-Table (LUT), flip-flop, etc.[9]. We assume there are W 
prefabricated wire segments running between the cells in both vertical and 
horizontal channels with each wire length spanning an L block. Each routing track 
within a channel is assigned a track id as shown in Fig.2.1.2. Programmable routing 
switches are grouped inside the connection (C) boxes and switch (S) boxes. The C 
boxes contain routing switches that can be programmed to connect logic block pins 
to wire segments. The S boxes contain switches that allow one wire segment to be 
connected to another. We assume that each logic pin has a switch to connect to any 
wire inside the C box containing the logic pin. Therefore, the routing property of 
the architectures investigated is dependent on the number of switches per S box 
(SpSB) and its structure only. 
2.1.2 FPGA routing 
Routing is crucial in the FPGA design automation process because the 
feasibility of a design often depends on the routing resources rather than on the 
logic gates. Conventionally, a global router decides the connection path of each net 
and the detailed router decides the wire segments and switches that are actually 
assigned to implement such connection paths. The conventional approach to FPGA 
routing is a 2-setp global/detailed routing scheme [5, 6]. Thus, the capability 
(algorithmic complexity and routing resource consumption bound) in mapping an 
arbitrary global routing of all nets to a feasible detailed routing is a critical problem. 
Assume that the channel density of an FPGA chip resulting from a global routing is 
Wg, i.e., the maximum number of global routes which run in parallel in any channel 
is Wg，and Wd is the number of tracks needed to complete the detailed routing. In 
this research, we will focus on the mappability of architectures which can guarantee 
a perfect mapping, a routing mapping with Wd= Wg_ 
2.1.3 Problem formulation 
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The problem of mapping a global routing to a detailed routing in a number of 
2D routing architectures has been shown to be NP-complete. These routing 
structures include the Xilinx style routing architecture, as well as architectures with 
significantly higher switching flexibility. In response to this complexity, a different 
class of FPGA structures called Greedy Routing Architectures (GRAs), was 
proposed [8]. A G R A is a architecture with the property that a locally optimum 
routing of a single switch box can be extended to a globally optimal routing of the 
whole chip. Since the locally optimal routing needs to be extended to a global 
solution, a G R A also implies a routing order on its switch boxes. A nake-like 
routing order is shown in Fig.2.1.3. The basic idea is as follows: given the global 
routing of the entire chip, we then start the detailed routing mapping around a 
prespecified S box. Then a C box with detailed routing just mapped serves as the 
predetermined side of a neighboring (and unmapped) S box and the mapping 
process is repeated (or extended) again until the entire chip is mapped. Depending 
on the linear extending order (e.g., either spiral [8], or snake-like [7]), the optimal 
mapping problem of the entire chip can be decomposed into a sequence of three 
kinds of optimal m-side predetermined four-way FPGA mapping problems, where 
m could be 1, 2, or 3. 
An m-side predetermined four-way FPGA mapping problem is defined to be a 
routing mapping between a global routing over the 4 C boxes around an S box, 
with detailed routing of m sides predetermined, to a feasible detailed routing. 
^ i 9 E S9 _ C 2 0 _ Sio ^ Q ^ Sii ^ C 2 ^ §12 ^ ¾ 
U � ~ « * •***• «« «« »« ^ _ "« ~ « «« «« M« « � M^  AwWMmaaJwWV MM MM MM MW MM MM «M »^ ^ M» WA M A^^y ^^_^J^ 
T^>irfSV;^ /=f^ ir?H^5^ 
^ = % | = L = j o t L Z^C^ L = j ^ = L 
r ^ J f ^ z ^ ^ ^ ^ ^ i f T ^ J ^ V 
Cio=: ^ = Q u = 7^ = C n = 6^ =Cu= S5 E C u 
* ” *<^ ®^w MSW w MW> mc *itt 丄 >^  « *t** m *tt* *m MW . ^^WT vwv *t)f Lrt, W^^ W^ ‘ *M* t*M *tt* tftt *t*t. tf. • wr k '^ tr. rttt ttt*. Mw m ^^^“ "*―^ j ^ ^ ^ ^ ^ 1 ^ ^ ¾ ¾ ¾ ¾ ¾ 
L = f c 7 r L =f^57|= L = [ c ^ L : z f c p = L 
V^"ir^^^^i^i^^if^^^"^^"^^^^ 
C \ ^^^ Cl2^ -™ « ««^ 2 “^ «.^ 2™ 幽—地脚�™ =""= X ^ ~ r"S5" ™ ^ ^^ C5 
Fig.2.1.3 Snake-like routing order of GRAs. 
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hi this chapter, we formulate the graph models of such sub-routing problems 
and investigate their optimal structures. We show that the optimal structures of 
these problems require switch populations of l - W ^ + 3 W , 3 — W ^ W and 
2 2 
2 . 
5W +W, with m equal to 1, 2, or 3 respectively. Our results give the lower bounds 
of routing resources in achieving all such kinds of GRAs. We believe that the 
theoretic models developed could also be useful to studies on the other FPGA 
routing problems. 
The rest of this chapter is organized as follows. Li Section 2.2, we introduce 
basic terminology and definitions. Li Section 2.3, we study the properties of the S 
box graph and side-to-side graphs. Then in Section 2.4., we show the feasibility of 
the conversions of the three types of four-way FPGA routing in the GRAs. Li 
Section 2.5, we give the lower bounds on the number of switches SpSB of the three 
types of four-way FPGA routing. Li Section 2.6, we first propose a new four-way 
switch box which can be used to solve the one-side predetermined four-way FPGA 
routing problem. Next we prove the new switch box is the optimal structure to 
solve the corresponding routing problem. Li Section 2.7, we first prove the switch 
box proposed in [1] is an optimal structure to solve the two-side predetermined 
four-way FPGA routing problem. Then we propose a new four-way switch box 
which can be used to solve the three-side predetermined four-way FPGA routing 
problem, and we prove the new switch box is the optimal structure to solve the 
corresponding routing problem. Section 2.8 gives our conclusion for this chapter. 
2.2 Definitions and terminology 
2.2.1 General terminology 
We call a four-way switch box a four-way S box. There are six side-to-side 
connection relations in an S box as shown in Fig.2.2.L For a four-way S box used 
in a GRA, we denote a predetermined side by D, and a nonpredetermined side by A. 
According to the number of predetermined sides, four-way switch boxes can be 
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classified into one-side predetermined, two-side predetermined, and three-side 
predetermined four-way switch boxes, respectively. We use DAAA, DADA and 
DDDA to represent the one-side predetermined, two-side predetermined, and three-
side predetermined four-way S box, respectively, as shown in Figs.2.2.2, 2.2.3 and 
2.2.4. We call them S box models. 
P4^ D 
i y Z 个 \ 丨 Z A X 
J ^ ^ P 3 J 7 ^ ^ 
• \ ^ \ 
P5 • A • A 
p U u 
- P 2 、丨广 
Fig.2.2.1 Six types of side-to-side Fig.2.2.2 DAAA model: an S box 
connections of an S box. with the top side predetermined. 
D D 
j ^ z f \ j , ^ t \ 
^ \ ^ \ 
A • A D • A 
\ ,兴 \ ^ ^ 
\ , J \ , Z 
D D 
Fig.2.2.3 DADA model: an S box with Fig.2.2.4 DAAA model: an S box with the 
the top and bottom sides predetermined. top, left and bottom sides predetermined. 
We specify the side-to-side connection relations in a partial model which 
composed by some sides of an S box model, then we have the following partial 
models: DD, AA，DAD, ADA, DDD, and DDAD. We call them side-to-side models. 
We use arrow line to represent there are connections (switches) between the two 
sides the arrow line points to in the partial models. DD represents the partial model 
resulting from two predetermined sides of an S box model as shown in Fig.2.2.5. 
A A represents the partial model resulting from two nonpredetermined sides of an S 
box model as shown in Fig.2.2.6. DAD represents the partial model resulting from 
one predetermined side and two nonpredetermined sides of an S box model as 
shown in Fig.2.2.7. A D A represents the partial model resulting from one 
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predetermined side and two nonpredetermined sides of an S box model as shown in 
Fig.2.2.8. DDD represents the partial model resulting from the three predetermined 
sides of the D D D A model as shown in Fig.2.2.9. D D A D represents the partial 
model resulting from three predetermined sides and one nonpredetermined side of 
the D D D A model as shown in Fig. 2.2.10. Note that the D side or the A side can be 
any one ofthe four sides of a switch box; it has nothing to do with the location of a 
side. For example, in the DD model, the two predetermined sides can be any two 
sides of the four sides of an S box. We assume that the two predetermined sides 
are the top side and the bottom side without loss of generality. We use the same 
assumption in our definitions of other models. 
D D 
个 ‘ P ^ 
A , — — • • A A' 
,,_ , 1 � 
D D 
Fig.2.2.5 the DD model. Fig.2.2.6 The AA model. Fig 2.2.7 The DAD model. 
D . P . . D 
[ 7 \ ] p T ] r K ] 
A Y \ ' A D' D, ^ 'A 
：—^1 1 \ _ L ^ 
D D 
Fig.2.2.8 The ADA model. pig 2.2.9 The DDD model. Fig 2.2.10 The DDAD model. 
Denote the number of switches in a four-way switch box by SpSB. If we regard 
a track as a vertex, and a switch as an edge in a four-way switch box, then we have 
a corresponding graph, called the S box graph. Corresponding to the three kinds of 
S box models, we have D A A A graph, D A D A graph and DDDA graph, 
respectively. For the side-to-side models, we have their corresponding graphs, 
called side-to-side graphs. Li this chapter, we mainly use the S box graph and side-
to-side graphs to explore the optimal structures of four-way routing boxes of FPGA 
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greedy routing architectures. We first give some definitions about a graph, then 
define the S box graph in details. 
2.2.2 Graph definitions 
G — (F, E) denotes a graph with vertex set F(G) and edge set E{G). Denote the 
degree of vertex v by d{v), and the neighborhood of v by Nc{v). If X is a subset of 
V{G), then N(X) denote all vertices in V{G) which are adjacent to at least one vertex 
of X Also, the subgraph induced by X is denoted by G[X\. A bipartite graph 
G={Vi, V2； E) is a graph whose vertex set can be partitioned into two sets Vj and V2 
such that one endpoint of e is in Vj and the other endpoint of e is in V2 for any edge 
e eE. A matching is a set of edges in a graph G such that no two edges have a 
vertex in common. A bipartite graph G={Vj, V2； E) has a complete matching if it 
has a matching of size = min {|F/|, |F2|}. 
The following theorem was obtained by Philip Hall (1935). It describes a very 
u s e M property of bipartite graphs. We will use the theorem in the chapter for a lot 
of times. 
Theorem {P. Hall's Theorem) [3] Let G =(A，B; E) be a bipartite graph. Then 
G has a matching ofA into B ifand only if\N(X)\> \X\for allX^A. 
2.2.3 The S box graph 
For the formulation of the S box graph, you can also refer to Section 1.2. We 
repeat here since it is the most important concept in this chapter. 
We know that there are 6 types of side-to-side switch connection relations in an 
S box, as shown in Fig.1.2.3. 
Consider the graph G={V, E) as shown in Fig.2.2.11 (also refer to Fig.1.2.4), in 
which each track of the S box corresponds to a vertex of G and each switch inside 
the S box corresponds to an edge of G. We call the graph G the S box graph. Let 
Vi, V2, V3 and V4 denote the set of vertices (tracks) on the top side, on the left side, 
on the bottom side and on the right side, respectively. Let E!’ E2 ,E3, E4, E5 and Es 
denote the set of edges (switches) between the left side and the bottom side, the 
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bottom side and the right side, the right side and the top side, the top side and the 
left side, the left side and the right side, the bottom side and the top side, 
respectively. Then G can be uniquely decomposed into the following 6 sub-graphs 
Gi{i: 1, 2, 3，4’ 5，6) each of which is a bipartite graph: G]=(V2， Vs ； Ej), G2={V3 
’ V4 ； E2), Gs=(Vj, V4 ； Esl G4={Vj，V2 ； E4)’ Gj=(V2，V4 ； Es) and Ge={Vj，V3 ； 
Eo). Each ofthem uniquely represents one of the 6 connection relations of an S box. 
G4| / ,V1, \ 
K • N G. 
, A � 
V? ‘ < • G s ‘ V4 
\ ' i Z 
\ G - �> / 
Gi X V, < G, 
Fig.2.2.11 Graph representation of an S box. 
2.3 Properties of the S box graph and side-to-side graphs 
2.3.1 On the properties ofthe S box graph 
We give the decomposition of the S box graphs in terms of G/ 
{i=l,2,3,4,5,6). According to the decomposition, we have the following: 
(a) V=UVt, V,f]VJ=¢, i,j=l, 2, 3, 4. 
(b) E = {jEt,，Eir\Ej =¢, i, j=l, 2，3，4, 5，6. 
(c) G^[jG,, i=l，2’3’4，5，6. 
(d) V Gt, E{G^)=Ei, i=l, 2，3，4’ 5, 6. 
Consider the case of |F,-| 二 W, i=l, 2, 3，4. Let G*=G/UG^ as shown in 
Fig.2.2.7. Then it is easy to see that G* is a bipartite graph. Jn fact, G*=(F2 ， 
VjUVs： E][jE4y Note that there is no edge between V! and V3 in the graph G* as 
all the edges between V) and V3 are in E6 but E�^\{E][jE4)=¢. For convenience, 
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denote G * =(X* 7 * ； E^). Thus, X^^V2, Y^=VjUV3 and E^=^EjUE4. To consider 
the general case, suppose |7*|=wW. 
Theorem 2.3.1 For any subset Z ^ 7 * with |Z| < W, ifthe induced graph G% = 
G*/X* UZ] always has a matching to cover Z, then d(xi)>(n-l)W+l, VxteX^ in 
G*/ d(yj) >1, VyjsY^ in G* Here G*=0^* , r * ； E” with \X^\ = Wand \Y^\=nW. 
Proof. We know that any sub-graph of a bipartite graph is still a bipartite 
graph. G^r is an induced graph of G*; s o G % is a bipartite graph. 
Suppose 3 Xk^X^ inG*, such that d{xj^ < (w-l)W, i.e., there exists at least 
W vertices of 7* which are not adjacent to x". Without loss of generality, assume 
that yi, y2, ..., yw are not adjacent to xt. LetZ={y/, y2, ..., yw }• Then, Xk^N(Z). 
Hence, | N{7)\ < W-l<W=|Z|. According to the Hall Theorem in [3], there is no 
matching to cover Z in the induced graph, a contradiction. So the theorem holds. • 
Corollary 2.3.1 |^*| > W[{n-l)W+l] 
Proof. From Theorem 2.3.1, we have Lc d{x) > W[(w-l)W+l]， xeX^, since 
^/(x/)>(w-l)W+l, V x , e X * and ¾^^*| = W. 
Since the following equations hold for any bipartite graph G = (X,Y; E): 
Ex d{x) =Zy4y), x e Z，y e Y (1) 
T.xd{x) + Y^yd{y)^2\E\ (2) 
we have, 
E\ = Ex d{x)，xeX. 
For the bipartite graph G* =(X* ’ 7* ； E^), 
|^*| = Ex d{x), xeX^. 
Therefore, |五*| > W[(n- l)W+l] . • 
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Remark. For a four-way FPGA routing, Theorem 2.3.1 is a necessary 
condition that the bipartite graph including n predetermined sides {n=l, 2，3) and 
one nonpredetermined side must satisfy. In fact, the DAD, and D D A D models 
satisfies the condition Theorem 2.3.1 requires. 
Consider G^=(F;， Fj； Eo), where |F/H^j |=W. Let R be a subset of Vi and 
i^|<W, Rj = Vi \ R. Let T be a subset of V3 with |71=|7^ /|. Then, Rj can be any subset 
of Vi, as R can be any subset of V]. T can be any subset of V3, while R] can be any 
subset of Vj. 
Theorem 2.3.2 For any subset R of V) with |i?| < W, Rj = Vj \ R and any subset 
T of V3 with |7] = |i^/|, the induced graph GfRjUT] has a perfect matching ifand 
only if d(v) = Wfor all v eVj UV3. Where Ge = (V]，Vs； Es) with | V! | = | V3 | = W. 
Proof. (<=) Obviously, the induced graph G[Rj U ^ is a bipartite graph. If 
d(v)=W for all ve V][jV3, we can prove that G[RjUT] is a (W-|i^|)-regular bipartite 
graph, i.e., d(u)=W-\R\ for all ueR][jT. Jn fact, we can construct the induced graph 
in this way: 
(1) Remove all vertices ofi^ from G3 . Then d(x)=^W for xeRj and d(y)=W-
i?|，for y^ V3 in the remaining graph. 
(2) Remove all vertices of F j i r from the graph obtained in step one. Then 
JO^)-W-|i^|, forj;^rand ^/(x)=W—|i?|，forxeRj. 
For any non-trivial regular bipartite graph, there must be a perfect matching 
(corollary ofthe Hall Theorem). Thus, the necessary condition holds. 
( ^ ) Suppose there is a vertex v with <i(v)<W. Without loss of generality, 
assume veV3 , then N(v)^Vj and |A f^v^ |<W. We construct the induced graph in this 
way: 
(1) Take R=N(v). Then |i^ |<W, Ri=V�-N(v), |i^ ;| >1. Then for any vertex 
u^i, v^N(u). 
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(2) Take T^V3, and | 7 ] , { v^T. 
Now consider the induced graph G[R]UT]. We have v^N(Rj) since v^N(u) for any 
vertex u ^ i . Therefore, |A f^7^/ |^<|r|-7 as v^T. According to the Hall Theorem, 
there is no matching to cover Rj. This violates the statement that for any subset R 
o f V i with |i^ |<W, Rj=Vj\R and any subset T 0fV3 with |r|=|i^/|, the induced graph 
G[RiUr] has a perfect matching. 
Therefore, J(v)=W for all veF/UF3. • 
Corollary 2.3.2 If a bipartite graph G=(X, Y;E) satisfies the condition of 
Theorem 2.3.2, then \E\ = W ,^ where \X\=\Y\=W. 
Proof. Recal l that|^|=Ex^fy, x ^ X forabipartite graph G={XJ;E). 
Hence, \E\=Z^ d(x)=W^, x eX, • 
Remark. La fact, it is the case that the induced graph results from the two 
predetermined sides in the four-way routing architectures. 
2.3.2 The properties of side-to-side graphs 
Let Hi, H2, H3’ H4, H5 and Ho be the corresponding graph representations of the 
DD model, DDD model, A A model, D A D model, DDAD model and A D A model 
respectively. Obviously, they are the components of the three kind of S box graphs. 
We show the relations between the side-to-side graphs and the S box graph with the 
three models in Table 2.1. 
Table 2.1 The relations between the side-to-side graphs and the S box graphs 
DAAA graph DADA graph DDDA graph 
"^ ^ Gi, G,, G, 
H2 G;UG,UG, 
H3 G], G2, Gs Gj-
H4 G;UG,, G,UG3 G,UG,,G,UG5,G,UG5 
2 0 
Hs G,UC7,UG5 
~6 GWijGs, GsWW5, 
Gj UG,UG,, G2[jGsW6 G;UG,UG5 
According to properties (a), (b), (c), it is easy to check that H], H3, H4 and H5 
are bipartite graphs. 
Look at Hj_ It corresponds to the DD model. Both of the two sides have been 
predetermined already. Li the actual routing, the input is a vertical net (represented 
by “ I，,）from either the top side or the bottom side (the two predetermined sides), 
and the total number of inputs must be less than or equal to w. Let Wt and Wb denote 
the number of inputs of the top side and the bottom side, respectively�Then, the 
following inequality must be satisfied for any feasible routing: w, + Wb 颂。To 
complete the detailed routing from both sides, there must be two mutually 
exclusive perfect matchings with size Wt and wt respectively for any subset with 
order Wt of top side and any subset with order Wb of bottom side which satisfy the 
inequality Wt +w^,<W. In fact, it is a restatement of the condition of Theorem 2.3.2. 
Therefore, Hi is a complete graph. Furthermore, E(Hj)^W^. Indeed, we have 
proved the following 
Lemma 2.3.1 For any v eH]^ d(v) = W, 
Consider H2. It is obvious that any two sides of the DDD model form a DD 
model. Then, from Lemma 2.3.1, we have 
Lemma 2.3.2 For any vEH2, d(v)=2W. 
Look at H( which corresponds to the DAD model. X is the vertex set of the 
nonpredetermined side and ^Y|=W, and Y is the vertex set of the two predetermined 
sides and \Y\=2W. The input to this model is "J，，，which is from either of the two 
predetermined sides to the nonpredetermined side. Then, any feasible architecture 
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must meet the following requirement: given a set of " J " nets from the two 
predetermined sides, all the nets can be routed to the nonpredetermined side if the 
size of the set, say, |Z| < W. The fact that a net can be routed means there is a 
switch between the track the net connected to and a track of nonpredermined side, 
i.e., there is an edge in the corresponding graph H4. Therefore, the requirement can 
be formulated as follows: given any subset Z ^ Y with |Z|<W, the induced graph 
H { A j Z ] always has a matching to cover Z M e e d , it is the condition of Theorem 
2.3.1. From Theorem 2.3.1, we have the following. 
Lemma 2.3.3 H4 二 (X’ Y; E) is a bipartite graph with: 
(l).d(x)>l VxeX; (2). d(y) > W+l \/yeY; (3)\E\ > W(W+ 1). 
H5 corresponds to the DDAD model. X is the vertex set of nonpredetermined 
side and ^Y|=W, and 7 i s the vertex set of the three predetermined sides and |7|=3W. 
Similar to the analysis of the DAD model, the routing requirement for this model 
can be formulated as follows: given any subset Z c Y with |Z|<W, the induced 
graph H{)^Z] always has a matching to cover Z Lideed, it is the condition of 
Theorem 2.3.1. From Theorem 2.3.1, we have the following, 
Lemma 2.3.4 H5 二（^JC Y； E) is a bipartite graph with: 
(l)d(x)>l, VxeX; (2) d(y) >2W+1, VyeY; (3)\E\ > W(2W+ 1). 
Now consider H3. Look at the model as shown in Fig.2.3.1. We define it as the 
Constraint model, and call its corresponding graph representation the Constraint 
graph. For simplicity, we also use Fig.2.3.1 as the figure of the constraint graph. 
The graph is a four-partite graph, denoted by CG=(X,L,R, Y;E), where X’ L, R, Y are 
the vertex sets of sides from the leftmost side to the rightmost side, respectively. In 
fact, H2=CG[L[jR]. Its vertex set is LV^R and edge set consists of the edges 
2 2 
between L and R, Li actual routing, the input is net " ^ " from X to L, and " < - " 
from 7 t o R‘ 
\ \ I 
i I i 
I 1 i 
i in, i • 
l| | | \ | l Z D 
A ^ ~ ~ • A 
I lo I i l ^ ^ I 1 " ^ D I 
I i I 1 
I 1...........i .............. 1 ； ‘ ‘ i 
Fig.2.3.1 Constraint Model and its graph representation 
Consider the inputs from Xto L first. By Lemma 2.3.3, for any v e ^ d{v)>l, 
which means that any v e X c a n has one edge to connect to L. So for any subset of L, 
there must be a corresponding routing requirement from X which uses the vertices 
in the subset. Otherwise, we can always find a routing case unroutable. Similarly, 
we can conclude that for any subset of R, there must be a corresponding routing 
requirement from 7 which uses the vertices in the subset. 
After routing the leftmost side X and the rightmost side 7, a subset of vertices 
(tracks) on L and R remain unused. To ensure any global routing is detail routable 
with only W tracks, the bipartite subgraph including the unused vertices (tracks) 
and their connections must have a complete matching. We can formulate the 
problem as follows: H2^{L,R;E), where |L|=|7^|=W. For any S ^ and Z ^ , and 
|5'|+|Z|<W, if G[(XJ7) l (^Z)] always has a matching of sizQ=mm{\L\S\,\RXZ.\}, then 
d(v)>^ Wfor all veV{H3). Suppose 3 veL such that d{v)<- W, then Nc(v)czR and 
2 2 
|A^G(v)|<y W. Let Z^Nc{v), Sc:L\{v} and |^|=-W. Then we have, (1) \L\S\ =丄 W/ 
2 2 2 
(2) v e (X\S) and d(v)=0 in G[{L[jR)\(S^7)l (3) \RIZ |=|i^ WG(v)|> + W. Hence, 
from (1) and (3), we have min{|LW|, |ieiA^G(v)||=yW. But from {2), we have a 
2 3 
maximum matching of |G[CLUR)KiSUZ)]|giw-l, a contradiction. So we have the 
丄 
following: 
Lemma 2.3.5 H3 is a bipartite graph with d(v)> — Wfor allveV(H3)• 
2' 
He corresponds to the A D A model. This model has been completely analyzed 
[1] and the results show that the minimum (and in fact the optimum also) structure 
is as follows: each track on the top side connects to each track with the same index 
on the left and right sides; each track i on the left side connects to tracks i+1，i+2, 
1 
i+3...,i + - W on the right side (mod W). We give a solution model in Fig.2.3.2 
2 
when W=4. Therefore, we have the flowing: 
Lemma 2.3.6 Ho 二 (X，Y; E) with: 
(1). d(x) = 2’ VxeX; (2). dfy) =| W+l, VyeY; (3).\E\ =^ W^ + 2W. 
^ ^ 
D 
4 3 2 1 
.\-"‘ 
1 —‘ 二、 ^ - — 1 
A 2 — ' . �: 、 心 , — — 2 ^ 
A 3 一 " -.., - ,, - � o A 
J • ^ • ^ W � I J 
4 一丨、‘“‘ , — 4 
Fig 2.3.2. A solution model of the ADA model. 
2.4 Conversion of the four-way FPGA routing problem 
Consider the one-side predetermined four-way FPGA routing at the box level. 
The predetermined side can be any one of the four sides, which depends upon the 
global routing. However, the structure of one side predetermined four-way FPGA 
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routing has nothing to do with the location of the predetermined side for any 
specific routing architecture. Other kinds oflocations of the predetermined side can 
be equivalently converted into the D A A A model. So the D A A A model completely 
represents the one-side predetermined four-way FPGA routing. For the same 
reason, the D AD A model and the DDDA model represent the two-side 
predetermined four-way FPGA routing and the three-side predetermined four-way 
FPGA routing, respectively. Therefore, it suffices to investigate the D A A A model, 
the D A D A model and the DDDA model in the studies of the four-way FPGA 
routing. 
2.4.1 Conversion ofthe S box model 
Obviously, side-to-side models are components of S box models. We show the 
relation between side-to-side models and S box models in Table 2.2. The symbol “ 
* ” indicates that an S box model contains a side-to-side model. Correspondingly, 
side-to-side graphs are components of S box graphs. We show the relations 
between them in Table 2.3. 
We can now decompose the S box models in terms of combinations of side-to-
side models as shown in Table 2.4. Correspondingly, we show S box graphs in 
terms of combinations of side-to-side graphs in Table 2.5. 
Table 2.2 The relations between side-to-side models and S box models 
DAAA model ~ ~ D A D A model~~"""DDDA model~~~ 
DD model * ^ 
~ D D D model * 
AA model * * 
DAD model * * 
~ D D A D model * 
ADA model * * 
Table 2.3 The relations between side-to-side graphs and S box graphs 
DAAA graph DADA graph DDDA graph 
H i ( D D ) ； ； 
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~ ~ H 2 (DDD)~~~ * 
Hs (AA) * * 
H_! (DAD) * * 
~~~Hs (DDAD) * 
H, (ADA) * * 
TabIe 2.4 The decomposition of S box models in terms of side-to-side models 
Expression 1 Expression 2 
DAAA model 3 DA models + 3 AA models 3 DAA models 
DADA model DD model + 2DAD models + AA model DD model + Constraint model 
DDDA model DDD model + DDAD model 
Table 2.5 The decomposition of S box graphs in terms of side-to-side graphs 
Expression 1 Expression 2 
DAAA graph 3//^ U 3 / / j 3//^ 
DADA graph H! U 2H^ U H3 H,[jCG 
~ D D D A graph / / , U / / 5 
Now let us discuss the decomposition of the three S models as shown in Table 
2.4 in details, and prove the feasibility of their corresponding decompositions. For 
clarity, we call the combination of side-to-side models the Combination Model. 
Note that the models in a Combination Model are independent, i.e., there are no 
inputs/outputs among them. To ensure a kind of decomposition is feasible, we 
should show that any feasible routing instance in the Combination Model is also 
feasible in its corresponding S box model. 
Li general, there are 11 types of nets entering/exiting the four-way switch box: 
two right-bend nets ( L 厂），two left-bend nets (」一/ ), a vertical net ( | ), a 
horizontal net (— ), four three-way nets (| 1 丄 丁 ) and a four-way net (f-). We 
regard the 11 types of nets as the input to the S box model. The input is always 
from the predetermined side to the other sides including predetermined sides and 
nonpredetermined sides. Each of the three S box models has some of the 11 types 
of nets entering/exiting. Any feasible routing instance is a combination of these 
types of nets entering/exiting one of the three four-way switch boxes. En order to 
2 6 
prove a feasible routing instance in the Combination Model is also feasible in its 
corresponding S box model, we only need to prove that any feasible combinations 
of inputs (nets) in the Combination Model are feasible in its corresponding S box 
model. We discuss the decomposition in the three S box models one by one in the 
following. 
2.4.2 Conversion of the DAAA model 
Table 2.4 indicates that the D A A A model can be decomposed into three D A 
models and three A A models or 3 A D A models. We consider the latter 
decomposition. To ensure the Combination Model can be used to explore the 
structure of the D A A A model, we should show that any feasible routing instance in 
the Combination Model is also feasible in the D A A A model. 
Now let us consider the decomposition of expression 2. According to the 
location of the nonpredetermined sides, there are three types of A D A models as 
shown in Fig.2.4.1, Fig.2.4.2 and Fig.2.4.3. We denote them by A D A 1 , A D A 2 , 
and ADA3, respectively. 
Recall that their graph representations are H .^ There are the following four types 
of nets entering/exiting A D A 1 model: one right-bend net, one left-bend net, one 
horizontal net, and one three-way net (丄） .A n y feasible routing instance is the 
combination of the four types of nets. It is obvious that the four types of nets are the 
types of nets entering/exiting the D A A A model. Therefore, the feasible routing 
instance in the A D A 1 model is also feasible in the D A A A model. Similarly, the 4 
types of nets entering/exiting the A D A 2 model are: two left-bend nets, one vertical 
net, one three-way net (~| )• We know that any feasible routing instance is the 
combination of the four types of nets. Since the above four types of nets are the 
types of nets entering/exiting the D A A A model, the feasible routing instance in 
A D A 2 model is also feasible in the D A A A model. The 4 types of nets 
entering/exiting ADA3 are: two right-bend nets, one vertical net, and one three-way 
net (卜） .B a s e d on the same reasoning as in A D A 1 and ADA2, the feasible 
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routing instance in A D A 3 is also feasible in the D A A A model. Hence, we have 
the following, 
Lemma 2.4.1 Any feasible routing instance in the combination of the three 
types ofDAA models is alsofeasible in the DAAA model. 
..D . - P, — D 
' / \ j K t l r r ^ 
A ‘ ^ \ • A A' , A 
： 1^ | X - 7 , ' 
A A 
Fig.2.4.1 Type 1 of ADA model. Fig.2.4.2 Type 2 ofADA model. Fig.2.4.3 Type 3 ofADA model. 
2.4.3 Conversion ofthe DADA model 
By Table 2.4, the D A D A model can be decomposed into the side-to-side 
models DD, A A and DAD. Correspondingly, the D A D A graph, is the union of 
side-to-side graphs Hj, H3 and H4. 
Now, let us consider another decomposition of the D A D A model. Look at the 
Constraint Model as shown in Fig.2.3.1. From our definition, D represents the 
predetermined side, and A represents the nonpredetermined side. Let the two upper 
predetermined sides of the Constraint Model represent the top side of the D A D A 
model, and the two lower predetermined sides represent the bottom side of the 
D A D A model. Let the two A sides represent the nonpredetermined sides 
(corresponding to the left and right sides of the D A D A model). Since confusion is 
unlikely, we will also use X, Y，L, R to denote the sides in the order of the leftmost 
side to the rightmost side. Then, any feasible routing instance in the combination of 
the DD model and the Constraint model is also feasible in the D A D A model. To 
prove this property, let us consider the feasible routing instances in details. 
We know that there are 11 types of nets entering/exiting the 4-way switch box. 
Regard the 11 types of nets as the input to the D A D A model, then any global 
routing instance is the combination of some of the 11 types of nets. Note that the 
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routing (input) always starts from the predetermined sides. The type of net 
entering/exiting the DD model is a vertical net, and which entering/exiting the 
Constraint model is a horizontal net. Any feasible routing instance in the DD model 
is a set of vertical nets, and which in the Constraint model is a set of horizontal 
nets. So it is obvious that any feasible routing case in the DD model and the 
Constraint Model is routable in the DADA model. Therefore, we have the 
following 
Lemma 2.4.2 Any feasible routing instance in the combination of the DD 
model and the Constraint model is also feasible in the DADA model 
2.4.4 Conversion of the DDDA model 
By table 2.4, the DDDA model can be decomposed into the combination of a 
DDD model and a DDAD model. To ensure that the Combination Model can be 
used to explore the structure of the DDDA model, we should show that any feasible 
routing instance in the Combination Model is also feasible in the DDDA model. 
First of all, let us consider the DDD model. There are four types of nets 
entering/exiting the model: a vertical net, two left-bend nets and a three-way net. 
Any feasible routing instance is the combination of the four types of nets. Since the 
four types of nets obviously are the types of nets entering/exiting the DDDA model, 
the feasible routing instance in the DDD model is also feasible in the DDDA 
model. For the DDAD model, there are three types of nets entering/exiting it: a 
horizontal net and two right-bend nets. Any feasible routing instance is a 
combination of the three types of nets. The two types of nets are also the types of 
nets entering/exiting the DDDA model. Therefore, any feasible routing instance in 
the DDAD model is also feasible in the DDDA model. Since the DDD model and 
the DDAD model are independent in the Combination Model, we immediately have 
the following 
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Lemma 2.4.3 Any feasible routing instance in the combination of the DDD 
model and the DDAD model is also feasible in the DDDA model. 
2.5 Low bounds of routing switches 
We have shown that there are at most 11 types of nets entering/exiting an S box 
used in the four-way FPGA routing. Any feasible routing instance is a combination 
of these types ofnets. We regard them as the input to the S box. Then, any feasible 
architecture must successfully route any feasible routing instance throughout the S 
box. This is the point of our departure to explore lower bounds of the three types of 
S box models. In Section 2.4, we have discussed the feasibility of decomposition of 
the three types of S box models. Jn the following, we use the Combination Models 
obtained in Section 2.4 to explore the lower bounds of the three types of S box 
models one by one. 
2.5.1 The lower bound of the DAAA model 
Lemma 2.4.1 indicates that it is feasible to decompose the D A A A model into 
the combination of the three types of A D A models shown in Fig.2.4.1, 2.4.2 and 
2.4.3. To explore the structure of the D A A A model, we only need to explore the 
structure of the Combination Model. 
The A D A graph is He. For ADA1 graph, /¾ =G3UG4UG5; for A D A 2 graph, 
H6=G1UG4UG6; for ADA3 graph, Hc =G2[jG3UG6. From Lemma 2.3.6, we have 
(1) in D A A 1 graph, d(v)=2, for any veVj； d(u) = - W + 1 , V UEV2UV4; 
2 
| ^ | = i w ^ + 2 w . 
2 
(2) in D A A 2 graph, d{v)=2, for any veVj； d{u) - - W + 1 , V ueV2UV3; 
2 
|^| = - W ^ + 2W. 
2 
3 0 
(3) in D A A 2 graph, d{v)=2, for anyvsVj； d(u) = ^ W + 1 , \fueV3UV4； 
^ = l w 2 + 2W. 
2 
Eliminating multiple edges, we have the following: 
Lemma 2.5.1 The DAAA graph G has the following structure: (1). d(v)=3, for 
anyveVi； (2). d(u)=W+lJor anyuEV2UV3UV4; (3). \E\ = /丄萨 + 3W. 
2 
The number of edges of the D A A A graph is the number of switches of the 
corresponding switch box. Since the graph structure does not depend on any 
1 
specific architecture, l -W^+3W SpSB are the lower bound for any one-side 
2 
predetermined four-way FPGA routing architecture. Therefore, we have the 
following 
Lemma 2.5.2 1— W^ +3WSpSB are the lower bound required to solve the one-
2' 
side predetermined four-way FPGA routing problem. 
2.5.2 The lower bound ofthe DADA model 
By Lemma 2.4.2, in order to explore the structure of the DADA model, we only 
need to explore the DD model and the Constraint model, respectively. Jn order to 
explore the structure of the DADA graph, we only need to explore the structure of 
the Constraint graph and the DD graph. 
From Section 2.4, we know that the DD graph is H], and Hj corresponds to Gs, 
H2 corresponds to Gj andi/^ corresponds to G/UG^ and G2UG3. 
Consider the Constraint graph CG={X,L,R,Y;E) in Fig.2.3.1. Corresponding to 
the DADA graph,Xand 7are the same vertex set, i.e., the vertex set oftop side and 
31 
bottom side. Jn fact, CG is a four-partite graph and CG=CG1UCG2l)CG3, where 
CGi=(X,L;EiX CG2=(L,R;Edl CG3-{R,Y;Er). Corresponding to the D A D A graph, 
CG1=G1UG4, CG2=G5, CG3=G2UG3. Hence, CGj and C G j are H4 graphs, CG2 is 
H2 graph. So the D A D A graph is the union of Hj and CG/UCG2 UCG5. From 
Lemmas 2.3.1, 2.3.3, and 2.3.5, we have the following 
Lemma 2.5.3 The DADA graph G has the following structure: 
(1) In the subgraph G1UG4 and G2UG3, d(v)>W+l, for any vGV2UV4; d(u)>l, 
for any u eV]UV3; |^[G7UG^]|=|^[G2UG3]| > W0V+1). 
(2) In the subgraph Ge, d(v) = W, for any v eVi UV3； E[G6] = f f . 
(3) In the subgraph G5d(v)> ^ WJor anyvGV2UV4; |^[G5]|>i W^. 
(4) |£16]|2 3丄)^2+2『 
2 
Since the above structure does not depend on any specific Greedy Routing 
1 2 
architecture, 3 — W +2W is the lower bound for any GRA used in the two-side 
predetermined 4-way FPGA routing problem. So we have the following 
Lemma 2.5.4 3 ^ W^+2Wis the lower bound of SpSB required to solve the two-
side predetermined four-way FPGA routing problem. 
2.5.3 The lower bound of the DDDA model 
By Lemma 2.4.3, to investigate the structure of the DDDA model, we only need 
to explore the DDD model and the DDAD model. To explore the structure of the 
DDDA graph, we only need to explore the structures of the DDD graph and the 
DDAD graph. 
The DDAD graph is //5=G2UG3UG5, and the DDD graph is i^=G;UG^UG^. 
Hence, from Lemmas 2.3.2 and 2.3.4, we have the following 
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Lemma 2.5.5 The DDDA graph G has the following structure: (l)In the 
subgraph G]UG4UGe, d(v)=2W, for any vEV]UV2UV3; (2)In the subgraph 
G2UG3UG5, d(v)>2W+l, for any veV4; d(u)>l, for any UEV1UV2UV3 ； � 
|^:(GOh5W2+W. 
Since the graph structure does not depend on any specific architecture, 5W^+W 
SpSB are the lower bound for any three-side predetermined four-way FPGA routing 
architecture. We put the above discussion into the following 
Lemma 2.5.6 5W^+WSpSB are the lower bound required to solve the three-
side predetermined four-way FPGA routing problem. 
2.6 Optimal structure of one-side predetermined four-
way FPGA routing 
Consider a new switch box with one side predetermined as shown in Fig.2.6.L 
Its structure is as follows: each track of the top side connects to the track with the 
same subscript in the right side, the left side and the bottom side, respectively; each 
left track Lj connects to Rj+i, Ri+2,..., Rj+w/2 (subscripts are always mod W); each 
bottom track Bj connects to Rj+i, Rj+2,…，Rj+w/2 and Lj+i, Lj+2, ..., Lj+w/2, 
1 . 
respectively. The number of switches in the box is 1 — W + 3W. 
(D) 
T4 T-, T2 丁丨 
I I 1 I I �'�',' 
.,-f': .•-..-1. ••.: - • . : . . . ^ ： i-- i.. .... 
1 • ； ,。！ ‘ _^ "� Ri 
…L 2 —〜,：；：^“ ；/； ^一 R2 
( A ) 匕 3 — （ 广 ： < ) “ W R ^ (A) T -r:,:',--F � , \ p 
L4 — h h '广、\ ：；^— R4 
V V ~-^八華 
B4 B3 B2 B] 
(A) 
Fig 2.6.1 The DAAA S Box with the top side predetermined. 
3 3 
Next we will prove the following 
Lemma 2.6.1 The switch box shown in Fig.2.6.1 is an optimal structure 
required to solve the one-side predetermined four-way FPGA routing problem. 
First we need the following Lemma by Wu, Chang, Marek-Sadowska, and 
Tsukiyama [1] concerning the graph corresponding to the complete 3-way A D A 
model: 
L e m m a 2.6.2 Jn the A D A graph, if S is a subset of V2 and S={U | i e {x, x + l , 
x+2, ..., x+m|(mod W) and 1< i <W}, then \N(S)\ = m i n { - W + | N - l , W}. For any 
2 
other kind of subset S of V2’ \N(S) | 2 min { - W+1^|, W}. 
2 
Proof of Lemma 2.6.1 To prove the structure of the switch box is optimal, we 
only need to show that the four-way switch box described in Fig.2.6.1 can detail 
route any four-way global routing with one-side predetermined. This is because the 
1 „ 
number of switches of the switch box is 1 — W +3W, which realizes the lower 
2 
bound on the number of switches SpSB required to solve the one-side 
predetermined four-way FPGA routing problem according to Lemma 2.5.2. 
Recall that there are 11 types of nets entering/exiting the four-way switch box„ 
Each track on the top side can be pre-assigned (detail routed) to either a vertical net 
( I ) , a left-bend net (J), a right-bend net (L),one of the three three-way nets (H 卜 _i) 
or a four-way net (^-). 
We first consider the case with only 2-pin nets. Secondly, we shall show that 
the four three-way nets and the four-way net can be reduced to the 2-pin net case. 
To route the four-way switch box, first the fixed side is routed. That is, we first 
route the three kinds of nets ( �L _ | )• E a c h �i _ or |) will occupy a track Lj (Rj 
or Bk). Thus, after routing the top side, three subsets of tracks on the left, right and 
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bottom sides, respectively, remain unused. It is obvious that there is a subset with 
the smallest number of unused tracks. Then we route the other three kinds of 2-pin 
nets ( ~ | �一 ) among the unused tracks on the three unused subsets. To ensure 
that any feasible global routing is detail routable with only w tracks, we must show 
that 1. all the three bipartite graphs including the unused tracks and their 
connections ofany two of the three A sides (the left, right and bottom sides) always 
have a complete matching, after the first routing step. Furthermore, we should 
show that 2. among the three subsets of tracks which are unused after the first 
routing step, there are three mutually exclusive matchings which can cover two of 
the three subsets, and the smallest subset can always be covered. 
For clarity, we denote the vertices on the left, right and bottom sides by Lj, Rj 
and Bk, respectively. Therefore, V2={Li | i=l, 2, ..., W}, V3={Bj|j=l , 2, 3, ..., W}, 
V4={Rk I k = 1, 2, . . " , W}. After the first routing step, we define the following: let 
V21={Li I track i is used on the left side}, V22={Lj | track j is unused on the left 
side}, V31={Bi I track k is used on the bottom side}, V 3 2 = { B j | track j is unused on 
the bottom side}, V41={Ri | track i is used on the right side}, V42={Rj | track j is 
unused on the right side}. Then we have the following facts. IfLieV21 then BiGV32 
and RieV42; if BiEV31 then LieV22 and RieV42; and if RieV41 then LieV22 and 
BiGV32. We call this the mutually exclusive property. For example, if the Li track 
has been used for a �n e t , it must be connected to the Ti track. Consequently, the 
Ri and Bi tracks must be unused because a L net connected to R] must also 
use the Ti track and a | net connected to B] must also use the T! track. So, the 
problem becomes that we must show the three induced graphs G5[F22UF;/2], 
G1[V22V^V32] and G2{V32V^V42] each have a complete matching. 
Property 1. The three induced graphs G5[F22UF^2], G][V22W32l and 
G2[V32V}V42\ each have a complete matching. 
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Now let us prove the induced graph G5[F22UF^2] has a complete matching. 
Similarly, we can prove that the induced graphs G1[F22UK52] and G2[V32UV42] each 
have a complete matching. 
Without loss of generality, assume that there are at least as m a n y �n e t s 
as L nets. Then we must have |F2/| > |P^ /|, which implies that |K/2| ^ |F22|. We know 
that |F27|+|K22hW, and so |F^ 7| < W-|F22|. Since we can have at most W _l,L_and 
nets, we have |K27|+|K37|+|F /^| < W. Due to the fact that |F57|>O, we have 
1 1 
V2i\ + \V4i\<^ which implies W41 < - W . Thus we have |K 7^| ^ m i n { - W , W -
2 2 
1 ¾ } -
I f w e take any subset S[V22 in G5[V22[JV42] then \N(S) in G5[V22W42W=W(S) in 
G5-F41| > \N(S) in G5|-|F41|. By the Hall Theorem, to ensure there is a complete 
matching to cover V22 in G5[V22UV42], we must show that |A^ (^ )| > !6]. There are 
three cases. 
1 
Case 1. If \S\ < - W a n d ^ = { L i | i e{x, x+l ,x+2, ...,x+m)(mod W) and 1< i< 
2 
W} then by Lemma 2.6.2, |7Vf^ j in Gj| = - W + 5' —1. If|F41 < - W , we have N(S) 
2 2 
in Gs[V22V]V42W ^ 1^ 1- So the condition in the Hall Theorem is satisfied. But if 
|F"v/hiw, we get \N(S) in Gs[V22W42W > \N(S) in G5|-|F41|=|^|-l. This does not 
2 
satisfy the condition in the Hall Theorem. However, looking into the contents of 
1 1 
V41 we find that R^ is in F41. This follows because |F4] = — W implies ¥21 = — W. 
2 2 
Then the mutual exclusive property between F21 and F41 implies that V22 and V42 
must also be mutually exclusive. Thus since L;,^ e V22, we have Rx^^42 and so 
1 
RxeF41 Furthermore, R^ does not belong to N(S) in G5[F22UK/2] because |6'|<-W. 
2 
Therefore, \N(S) in Gs[V22W42W=W(S) in G5-F41| > \N(S) in G5|-|F41| + 




{R;clh-W+|iS'| - 1 - - W + 1 = S . Thus the condition in the Hall Theorem is 
. 2 2 •> 
. K j satisfied. 
-.‘�• ix3 ) U i <jj cv 
. f 1 
� 一 Case 2. If |iS'|<-W and S is not of the form {Lj | ie{x, x + l , x+2,. . . , x+m)(mod 
2 
W) and 1< i <W}, then by Lemma 2.6.2, N(S) in G j N - W + I ^ L Since F41 < - W , 
2 2 
j. 
• w e g e t \N(S) in G5[F22UK^2]| = \N(S) in G 5 - F 4 ] | = \N(S) in G 5 | - | F 4 1 | + | { R J | = 
1 I 1 
- —W+ S - — W 二 S, and the condition in the Hall Theorem is satisfied. 
； 2 2 
1 
Case 3. If |6'|>-W, then by Lemma 2.6.2, \N(S) in Gj|=W. Since |F^7|<W-|F22|, 
jLi 
we get \N(S) in G5[ V22U V42] |>W -(W-1 F22|)=| F22|, for fcF22.The condition in the 
Hall Theorem is satisfied. 
Jn fact we can prove a stronger result: 
Lemma 2.6.3 There always is a complete matching between the unused tracks 
ofone of the three A sides and the unused tracks of the other two A sides. 
That is, the three bipartite graphs G={V22W32, V42; E), G-(V22UV42, V32； E), 
and G={V32UV42,V22; E) each have a complete matching. We leave the proof in the 
Appendix of this chapter. 
Property 2. Among the three subsets of tracks which are unused after the 
first routing step, there are three mutually exclusive matchings which can cover two 
ofthe three subsets, and the smallest subset can always be covered. 
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Recall that there is a subset with the smallest number of unused tracks after the 
first routing step. Without loss of generality, suppose the subset of unused tracks on 
the bottom side is the smallest one, i.e., | V32\=min{\ V22l | F52|, | F^2|/ Furthermore, 
assume that |K22| ^ \ V42\ without loss of generality. That is, we consider the case 
F32| <|F22| ^ W42[ If the smallest subset is either the one of unused tracks on the 
left side or the one of unused tracks on the right side, we can use the same method 
as below to prove the above Property 2. 
Let ^ - { i I LieF27} and |^|=/, ^ = { j | BjeF5/}, and Sr={k | R k e K " } and |6V| = 
m-1. Then, we have 
(1) Si, Sb and Sr are subsets of {1, 2, ...，W}; 
(2) Si + & + Sr�W since |F2/|+|F37|+|F 7^| < W; 
( 3 ) & n & = 0 , iS^n*SV=^, and S^nSi=^ due to the mutually exclusive 
property ； 
(4) m- 1<1<\V3]\, and m- l<l < ^ W due to the assumption that 
厂32|$厂22|章“ and (2). 
At the first routing step, the subsets V21, V3j， and V41 are determined by the routing 
requirement ofthe three types of netsL_ , | a n d �. F r o m the properties above, it is 
easy to see that the following routing instance is feasible: 
INST: Si =� l ’2， . . . ,/}; 
Sr-{l+l, l+2, ...,m}\ 
Sb ={m+l, in+2, ..., n), where n< W and m -l<l<n -m. 
Due to the above properties (1) and (3), other routing instances can be converted 
into the above routing instance by relabeling the tracks on the four sides of the S 
box according to the routing requirement of the three types of nets L , | and — 
.That is, the tracks assigned left-band n e t �0 1 1 the top side are relabeled in the 
order of 1’ 2，..., 1; the tracks assigned right-bend net L on the top side are 
relabeled in the order of 1+1，1+2，..., m; and the tracks assigned vertical net | on 
the top side are relabeled in the order of m+l, m+2’ ..., n. For the tracks which 
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remain unused on the tope side, relabel them in the order of n+l,…，W. Note that 
all the tracks with the same subscripts are assigned the same subscript 
simultaneously during the relabeling procedure. For example, suppose Tj is 
relabeled by Ti, then L j , Bj and Rj will be relabeled by Li , Bi and Rj , respectively. 
Therefore, we only need to consider the routing instance INST. 
At the second routing step, suppose that the subscript set of tracks assigned 
right-bend n e t s �o n the bottom side is Nj and that of left-bend nets"| on the bottom 
side is N2. Then, N][ V32 , N2^32 and |iV1|+|7V2|qK32|. Let Ni = {l, 2’ ..., n；}, 
A^={w/+7, ni+2’ ..., k). According to Property 1, there is a matching between V22 
and V32 to cover V32 , and a matching between V42 and V32 to cover V32. Therefore, 
there is a matching M/=(F/, N2) between V22 and V32 to cover N2 , and a matching 
Mr={ Vr, Ni) between V42 and V32 to cover Ni, where V! ^ V22 and V” ^  V42. After 
the above procedure, the set of unused tracks L on the left side is (V2-V2] - Vi), and 
the set of unused tracks I on the right side is (V4 -V4j — Vr). Then, the problem 
becomes that we should prove there is a matching Mj=(L, IR) to cover min{| L |, \K\}. 
Jn the following, we show the assertion is true when k<m. The method is to find 
the matching M/ and Mr, then apply Hall's Theorem to show there is a matching 
M5=( L, i ) to cover min{| IL | , | i. |}. Using the same method, we can prove that the 
assertion is true when k > m. 
Case 1. m < - W . Then, W- m > - W . 
2 2 
Case 1.1 ni < 1. Since /< ^ W , 777+^W< W. Then we can find matchings 
丄 Z^ 
Mr=(Vr, Nj) and Mi:[Vi, N2) as follows, where (x, y) is an edge in the induced 
graph G[Ni u KJ or G[N2 u Vj], respectively: 
1 
Mr={Vr,Ni): 3; = x + - W , wherex^7V; = {7. 2...., n,), 
1 1 1 
yeVr={-^ + l, - W + 2 , . . . , - W + W y } . 
Mi={Vi, N2) ： y = x+i-nj, whQrexeN2={nj+I, m+2, ..., k }, 
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yGVj={l+l, 1+2，...，l+k-ni). 
Then, | L |=| V2-V21 - F/|=W-1— {k-m), 
|f^|= | F " ^ - F w - r , | = W - ( m - / ) -m. 
Hence, 111 一 | L |=/c_m+ 2(/ -U]). 
Case 1.1.1 |丨!1卜|丨丨,1鸿i.e.，丨！丨球丨. 
1 1 
Li this case, m— 1 + nj< m < - W due to n] < 1 and w < - W . Hence, | 隊 > 
2 2 
1 
—W. According to the definition of the S box, Lj connects to {Ri+l, R i+2, . . . , 
1 
Ri+-W)(subscripts always mod W). Therefore, there is no track v e IL with d(v)=0 
in the induced graph G[IIuL]. By Lemma 2.6.2, ^S^ IL, |A^ K4 ( 6 ) | > - W + | ^ | - 1. 
^‘ 
So, |飽(6)| = |M/4(5)- V4j- r'ddM/4 0S)HF"47 + Kr| —A^fMQI — (m— 
1 1 
l+n 7) > — W+|5'| - 1 - {m -1+n 7). Since nj< 1 a n d m < - W , we have \NK(S)\ > 1 0 - 1. 
Z/ 乙 
Therefore, \Nfi{S)\ > |5|. According to Hall's Theorem, there is a matching between 
K and L to cover L 
Case 1.1.2 111 — | L |< 0, i.e., | i |< | L |. Then | F27+F/|<| V4j+F,| =m+/-«；. 
Then, k-m+ 2(1 -rij) < 0. So, k+ 2(1 -n]) < m. Due to nj < 1, we have k+ (/ — 
ni) < m S ^ W � H e n c e , | lL | > ^ W . According to the definition o f the S box, Rj 
1 1 
connects to { L i + - W , L i + - W + 7 , ..., Ri+W+7|(subscripts always mod W). 
Therefore, there is no track v e lR with d(v)=0 in the induced graph G[i .uL]. By 
Lemma 6.2, V ^ c i , |7Vf/2(^|>^W+|5'|-l. Therefore, |M,(^| 二 \Nv2{S)-V2i-Vi\ 
^ \Nv2{S)\-\V2i + Vi\ > |A/^ i/2(^ | - (m- l+m) > ^ W+|^| - 1 - {m-l+m). S ince"/< 
丄 
4 0 
/ a n d m < y W , we have |M(^| > |5'| 一 1. Therefore, |A i^(5)|>|^ |. According to Hall's 
Theorem, there is a matching between II and L to cover iK. 
Case 1.2 m > /. Since k<m and nj<k, we have / 2 / < m < - W . Hence, 
2 
1 
/2y + - W < W . 2 
Then we can find matchings Mr={V" Nf) and Mi={Vi, N2) as follows, where (x, 
y) is an edge in the induced graph G[Nj u V,] or G[N2^ Vi\ respectively: 
Mr={Vr, Ni) ： same as in Case 1.1 ,3; = x + ^ W , where xeNi = {l, 2,..., 
� } , 
y^Fr={jw+l jw+z...^jw+n;}. 
Mi^(Vi, N2) ： 3^ = x+^W, wherexe7V2={w;+A nj+2, ...,k), 
1 1 1 
yEV,= {n, + -^+ 1, nj+ - W + 2,..., -W+y^} . 
丄 丄 z^ 
Then, | L |=|K2-V21 — F/ | = W - / - (k-n/X 
111 MF^-K// — Fr|=W-(m-/)-nj. 
Hence, | 膝 | - | iL |=A:-m+ 2(/ -nj) < 0，i.e., | i |< | IL |. Then, the problem is reduced 
to the same situation as in Case 1.1.2. Therefore, there is a matching between i and 
L to cover i . 
Case 1.3 «；=/. 
We can find matchings M,-={Vr, Nj) and Mi=(Vi, N2) as follows, where (x, y) is 
an edge in the induced graph G[N] u V,] or G[N2^ Vi\, respectively: 
Mr={Vr, Ni):{l). _y = x+7, wherexe7V/ = {/，2”..，《/-/ }, 
yeVr={2, 3,...,l). 
( 2 ) y = X, wherex=n/, y=m+l. 
4 1 
Mi={Vi, N2) ： y^x+1, wherex6"A^2={^/+A nj+2, ..., /c}, 
yeVi=^{nj+2, nj+3,..., /c+7}. 
Then, | L HV2-V21 - F/|=W-/-(/c-wy)=W —k, 
I \=\V4-V4] - F , | = W - ( m - / ) -w/=W-m. 
Hence, | Gl | - | lL \-k-m< 0’ i.e., | i | < | L • 
V5'cF(, |M(^M Nv2{S)\^V2i+Vi\ >-W+|5'|-7-/c Therefore, If k < - W , then 
2' 2' 
Ni{S)\ > |*S'|. As in Case 1.1.2, we can prove that there is a matching between K and 
L to cover fi; otherwise, k= ^ W, that is , k^m=-W, | i. | =| fL |. We can find a 
力 Z^ 
complete matching between l [�and L as follows, where (x, y) is an edge in the 
induced graph G [ l u L] and x e lL, y e II: 
(1) 3^=x+W -1, where3;=W, x=l. 
(2) y^x -l+m+l, wherej;=m+2, x^l+l. 
(3) y^x+m -k-l, wherex6^{/c+2, k+3, ..., W-l),yE{m+3, m+4, .", W]. 
Therefore, we find a complete matching between i. and lL 
Case 2. m > - W. 
2 
Case 2.1 nj<i. S ince /<-W, t h e n " / + l w < w � 
2 2 
We can find matchings Mr^{Vr, Nj) and Mi={Yi, N2) as follows, where {x, y) is 
an edge in the induced graph G[A^ / u V,] or G[N2 u Vi\, respectively; 
Mr={Vr,Ni): y = x+l, wherexe7V/ = {7, 2”..，m } , 
yeVr={l-ni+l, l-m+2,..., /}. 
Mi={Vi, N2) : 7 = x+ l-nj, whQYQxeN2={rij^], nj^2, ...’k), 
yeVi={l+l, 1+2，...’ l+k-ri]}. 
Then, | L |=|F2-F2/ - F/1=^-1— {k-m), 
I 隊 \-\V4-V41 — F , | = W - ( m - 0 - r i ] . 
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Hence, | i | - | IL |=/c-m+ 2(1 -n,). Also, we have r( ={1, nj+2,…，I’ m+J，...，W}, 
l={l+k-nj+J, l+k-n,+2, ..., W}. 
Case 2.1.1 |ll|-|IL|>0, i.e., |1拔|球|. 
Ln this case, the matching M3 in the induced graph G[II u L] is as follows, 
where {x, y) is an edge in the induced graph G[i. u IL] and x e IL, 3; e 腐： 
(1) y=x+l - m{mod W), where xe{l+k- nj+l, l+k- m^2, ..., W - i , W}, 
ye{k^2{l- ni)+l, k+2{l- ni)+2,…，/- wy)c IF( because _ > |L|, we 
have m-k < 2{l-nj), so k+2{l-nj) > m+I. 
The matching size is | L |. Therefore, we find the matching to cover L in the induced 
graph G[K u L]. 
Case 2.1.2 | II | — | IL |< 0, i.e., | lK |< | L |. Therefore, k-m+ 2(1 -nj)< 0. 
Li this case, the matching M3 in the induced graph G[fi u IL] is as follows, where 
(x, y) is an edge in the induced graph G[i u lL] and x ^ I, y G L: 
y^x+l-ni{mod W), wherex^{mH^/-w;)+7, m^l-nj)+2,…，W}c L, 
7^{ m+l, m+2, ..., W, 1, 2, ...,l-n]^%^. 
Note that { m~Q—ni}+l, m~(l-n��+2，..., W } [ L because m > l+k- nj+l 
due to k— m+ 2{l — ni)< 0 and n] < 1 . However, there is edge between 
m~Q—ni)+l and m+I because m-(l-nj)+2< m+l< m-(l-ni)+l + — V\f 
2 
due to n； < 1 < — W. 
2 
The matching size is | i. |. Therefore, we find the matching to cover K in the 
induced graph G[i u lL:. 
Case 2.2 ni>L 
We can find matchings Mr=(V,., N]) and Mi={Vi, N2) as follows, where {x, y) is 
an edge in the induced graph G[Ni u FJ or G[N2 u Vi], respectively: 
M,={Vr, Ni): 
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(1).j; = x+7, wherex6^A^/-{7, 二…，/-7}, yeVr={2, 3,...,l). 
(2).y = x+m —1+1’ wherexeA/'/ = {/, 1+1’".’ nf\, 
yeVr={m+l, m+2，...’m+n] -l+l }. 
Mi={Vi, N2) ： j^ = x+ 1, v^hQXQxeN2='{n1+l, ri]+2, ..., k }, 
yeVi-{ ri]+2, nj+3,..., k+l]. 
Then , | L, |=|V2-V2j - F/ |=W-1— {k-m), 
I i , | = | V4-V41 - V, | = W - ( m— /) -nj. 
Hence, | II | — | L |=/c-m+ 2(/ -nj). Since k< m and l<rii，we have | K | - | L 
< 0，i.e., |i|<|L . 
Also, we have i ={1, m+n] -l+2, m+ri] —1+3，..., W } , IL ={/+/""，n!+]， 
k+2，k+3，…，W}. 
Li this case, the matching M3 in the induced graph G[K u L] is as follows , 
where (x, y) is an edge in the induced graph G [ l u L] and x e F(, y e L: 
(1) y^x+W-1, where j=W , x=7. 
(2) y=x - 1，where xe{m+ni -/+5, m+n! —1+4，..., W } , yE{m+ni -!+2， 
m+ri] -1^3, ..., W -7}. {m+n] -l+2, m+n] -l+3, ..., W -1} c L because m+nj 
-l+2 >k+2 due to k<m and nj > 1. 
{3)y=x-m + 1 — 1’ where x= m+n] -1+2’ y=n!+l. 
The matching size is | H |. Therefore, we find the matching to cover i in the 
induced graph G[i u L:. 
Therefore , we have proved Properties 1 and 2. By these Properties, the 6 types 
of 2-pin nets ( | ,—,�，L ,~l ,厂）are routable in the four-way S box by the two 
steps. 
Now let us consider the routing instances including the four three-way nets(_L H 卜丁 
)and the four-way net (十 ) .Wi thou t loss of generality, assume |F22|<|F32| < |F^2 • 
Also, we assume that there are as manyH nets as|~nets. Then the total number of 
unused tracks on the top side must be less than or equal to |F32|. Such routing 
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instances can be converted to 2-pin instances as follows: each 丄 net is replaced by 
a - net; each H net is replaced by a~l net; each 卜 net is replaced by a pnet; each 丁 
net is replaced by a~| net; and eacli+ net is replaced by a~| net then by a - net. By 
Properties 1 and 2, this 2-pin routing instance is routable. Therefore, each 丄 net 
predetermined (on the top side pins) can be connected as a _1 net to the left side 
plus a - net. EachH net predetermined (on the top side pins) can be connected as a 
— n e t to the left side plus a~| net. Eachhnet predetermined(on the top side pins) 
can be connected as a Lnet to the right side plus a 厂 net. Each + net predetermined 
(on the top side pins) can be connected as a �n e t to the left side plus a ~| net, and 
then plus a — net. We can guarantee the above connections because the three types 
ofnets"| 厂一are routable at the second routing step by a proof similar to Property 
2. Note that there are two sets of - types of nets. One is the set of - nets which use 
the unused tracks between the left side and right side after the second routing step. 
The other is the set of — nets converted from the four-way nets. These nets will use 
the same tracks on the left side used by the"| nets which are converted from the 
four-way nets. The proof is complete. • 
We give a routing example of the D A A A model in Fig.2.6.2 when W=6. Jn this 
example, assume that Ti is assigned a_| net, T2 is assigned a~| net, T3 is assigned 
a [— net, T4 is assigned a + net, T5 is assigned a H net, and Te is assigned aJ_net. 
After routing the specified nets on the predetermined side (the top side), {L3}, {B2, 
B5} and {R2, R4, Re} on the three nonpredetermined sides are unused. The 
connections among the unused tracks are shown by the dot lines. It is easy to see 
that any feasible routing requirements among the three nonpredetermined sides are 
routable. For example, if there is a 丁 net needed to be routed among the three 
nonpredetermined sides, we may use either the track group {B2, L3, R^} or { B2, L3, 
R4}. 
Lemma 2.5.2 and Lemma 2.6.1 together indicate the following: 
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Theorem 2.6.1 The optimal structure of a switch box required to solve the one-
side predetermined four-way FPGA routing problem is as follows, where the top 
side is predetermined: 
( 1 ) each track ofthe top side connects to the track with the same subscript in the 
right side, the left side and the bottom side, respectively; each left track Li 
connects to Rj+j, Rj+2,..., Rj+M>/2 (subscripts are always mod w); each bottom 
track Bi connects to R|+j, Rj+2，…，万/+评/2 and Lj+；, Li+2, ..., Li+w/2, 
respectively. The number of switches of the switch box is 1 — W^+3W. 
(2) In its corresponding graph, d(v) = 3，for any vGVi； d(u) = W+l, for any 
ueV2UV3UV4.间=7去)^2 + 3/^ 
二 
(D) 
丄H + 卜 — J 
丁6 l 5 丁4 丁3 丁2 T, 
丨 ： ^ ^ ^ � ： 
⑷ 二 ^ ^ ^ : ⑷ 
- ^ ^ ¢ -
B5 B5 B4 B3 B2 Bi 
(A) 
Fig 2.6.2 A routing example of DAAA model. 
2.7 Optimal structures of two-side and three-side 
predetermined four-way FPGA routing 
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2.7.1 Optimal structure of two-side predetermined four-way 
FPGA routing 
Lemma 2.5.4 tells us the lower bound on the number of SpSB required to solve 
the two-side predetermined four-way FPGA routing problem. However, is there a 
specific architecture that meets the lower bound? M e e d , such a specific 
architecture exists. Look at the architecture as shown in Fig.2.7.1. The switch box 
has an identity mapping between the top side and the right side, the top side and the 
left side, and a complete matching between the top side and the bottom side, the 
right side and bottom side, the left side and the bottom side. Each left track is 
connected to Rj+i，Rj+2 ,...,R1+w/2 (subscripts are always mod W). It has exactly 
1 2 . 
3—W +2W switches. The specific architecture maintains the following good 
^ 
mapping property: there is always a complete matching between the unused tracks 
of the two nonpredetermined sides. 
(D) 
丁4 T3 T2 T, 
“ ‘ ~ ~ % ~ ^ ~ ~ * 
- < ” , �i '� 
...•/•••; 5 .V V； 'i •• •• ： ••••. :•• /.•• X : '•. 
L ' 1 . , / : V . V , y - R , 
( A > P % r f = ,(A) 
" t ^ ^ ^ ^ : f " R 4 
B4 B3 B2 B1 
(D) 
Fig.2.7.1 TheDADA S Box with the top and bottom side predetermined. 
The switch box was proposed in [1] and is used in a 2D array structure with a 
snake-like routing order. M e e d , the routing architecture is a greedy routing 
architecture (GRA). The concept of (GRA) was proposed in [8]. It has been shown 
in [1] that the four-way switch box described in Fig.2.7.1 and its variations can 
detail route any four-way global routing with two-side predetermined. Since the 
structure realizes the lower bound, it is an optimal structure to solve the two-side 
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predetermined four-way FPGA routing problem. We put the above discussion into 
the following 
Lemma 2.7.1 The four-way switch box described in Fig.2.7.1 is the optimal 
structure required to solve the two-side predetermined four-way FPGA routing 
problem. 
From Lemma 2.7.1 and Lemma 2.5.4, we liave the following: 
Theorem 2.7.1 The optimal structure of a switch box required to solve the two-
side predetermined four-way FPGA routing problem is as follows, where the top 
side and bottom side are predetermined: 
(1) There is an identity mapping between the top side and the right side, the top 
side and the left side, and a complete matching between the top side and the 
bottom side, the right side and the bottom side, the left side and the bottom 
side. Each left track is connected to Ri+j, Ri+2，...,R,+w/2 (subscripts are always 
mod W). It has exactly 3 — W^+2Wswitches. 
A^ 
(2) In its corresponding graph, it has the following structure: In the subgraph 
G1UG4 or G2UG2, d(v) = W^J, for any veV2UV4; d(u) ^1, for any u eVi, and 
d(u) = W, for any u eV3. In the subgraph G5, d(v) = ^  W, for any VEV2UV4. In the 
Z^ 
subgraph G6,d(v) = W, foranyvEV1UV3, \E\ = ?>]^W^+2W. 
二 
2.7.2 Optimal structure of three-side predetermined four-way 
FPGA routing 
Lemma 2.5.6 tells us that 5W^+W SpSB is the lower bound required to solve 
the three-side predetermined four-way FPGA routing problem. Now we propose a 
new switch box with three sides predetermined as shown in Fig.2.7.2. The structure 
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of the new switch box is as follows: each track of the top side connects to the track 
with the same subscript of the right side, and connects to each track of the left side 
and the bottom side; each left track connects to each track of the other three sides; 
each track ofbottom side connects to each track of the other three sides; each track 
of the right side connects to the track of top side with the same subscript, and 
connects to each track of the left side and bottom side. The number of switches in 
“ 2 
the box is 5W + W. The switch box realizes the lower bound of SpSB required to 
solve the three-side predetermined four-way FPGA routing problem. 
(D) 
T4 T3 T2 T, 
lM'^ 
L i ^ f e " 4 ^ i K ' > . V - R, 
( 乂 口 ^ ^ 二 ⑷ 
L ^ ^ ^ h 
B4 B3 B2 B! 
(D) 
Fig.2.7.2 The DDDA S Box with the top, left and bottom sides predetermined. 
Jn fact, the new S box can detail route any feasible routing instance with three 
sides predetermined. Given a feasible routing instance, we route the nets between 
the top side and the left side first. These nets are routable because the 
corresponding connections between the top side and the right side exist by 
construction. After that, we route the other nets among the four sides except those 
between the top and the right sides. These nets are also routable by construction. 
Therefore, the above discussion and Lemma 2.5.6 together indicate the following: 
Theorem 2.7.2 The optimal structure required to solve the three-side 
predetermined four-way FPGA routing problem is as follows, where the top side, 
the left side and the bottom side are predetermined: 
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(1). Each track ofthe top side connects to the track with the same subscript of 
the right side, and connects to each track of the left side and the bottom side; each 
left track connects to each track of the other three sides; each track of bottom side 
connects to each track of the other three sides; each track of the right side connects 
to the track of top side with the same subscript, and connects to each track of the 
left side and bottom side, 
(2). In the subgraph GiLXhUGe’ d(v)=2W, for any vGV]UV2UV3. In the 
subgraph G2UG3UG5，d(v)=2W+l, for any veV4; d(u)=l, for any ueVj, and 
dffV) = Wfor anyuEV2UV3. \E\=5W^+W. 
2.8 Conclusion 
Jn this chapter, we give the optimal structures for the building for 2D FPGA 
GRAs which can yield optimal global to detailed routing mappings in polynomial 
time. 
Although these results are theoretical and the switch population required in 
these architectures is 0(W^), they are of interest because there are situations where 
a quick place and route is necessary. For example, in a million gate logic emulation 
system like Teramac[ll], with hundreds or even thousands of FPGAs, using a 
commercial FPGA such as the Xilinx 3000 or 4000 would have been impractical 
due to the computational time of place and rout. Teramac instead uses a custom 
FPGA chip(Plasma[12]) that allows quick (3 seconds) place and route. The Plasma 
chip is a tree-based FPGA, and uses crossbar and partial crossbar switches for 
quick place and route. Since crossbar switches use 0(W^) switches, the GRAs 
investigated here are not entirely unrealistic. 
The approach we used in the studies of this chapter is bipartite matching of 
Graph Theory. We believe that the theoretical models developed could be also 
useful to the studies on the other FPGA routing problems. 
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A p p e n d i x ： The proof of Lemma 2.6.3 
Lemma 2.6.3 There is always a complete matching between the unused tracks 
ofone ofthe three A sides and the unused tracks of the other two A sides. That is, 
The three bipartite graphs G=(F22UV3zV42; E\ G={V22W42J32; E), and 
G={V32UV42,V22; E) each have a complete matching. 
We first need the following lemma: 
Lemma 2.6.4 In the bipartite graph G(V2UV3, V4 ； E), for any subset S of V4 
with \S\>2, \N(S)\>W+ |^|. 
Proof. By the construction of the switch box, Lj connects to Rj+i Rj+2, Ri+3, 
Ri+w/2 (subscripts are mod W); Bj connects to Rj+i, Rj+2, Ri+3,...’ Ri+w/2 (subscripts are 
mod W), where i = 1,2, ..., W. Therefore, Rj connects to Lj+w/2, Lj+w/2 +1，Lj+w/2 + 3 , 一.， 
Li+w - 1 (subscripts are mod W); Rj connects to Bj+w/2, Bj+w/i +1, Bj+w/2 +3’ ….，Bj+w - 1 
(subscripts are mod W). Furthermore, we have, | Nv! (Ri)|= | Nvi (Rj)| = - W . 
^‘ 
For any subset ^ of V4 with |^|>2, N ^ = N v 4 S % j N v < S ) , and 
iW2(*S)nA f^^ 3(*S)=j0^ (1). By the construction described above, we have 
|A^K2(5)|=| A^F3(5)|>min{^W+ ^S|-1, W} (2). Suppose Ri( is the track with the 
smallest subscript in S, then {Lk+w/2, Lk+w/2 +1, Lk+w/2 +2, ..., Lk+w -1 (subscripts are 
mod W))cA^F2(*S); {Bi+w/2, Bj+w/i +1，Bj+w/i +2, ...，Bj+w — 1 (subscripts are mod 
W ) } c Nv^ (S). To Rk, the other tracks in S may be consecutive or nonconsecutive. 
We can construct N{S) as follows: starting from #(^k), add the adjacent tracks of 
the other tracks in S into Nvi (S) and Nv^ (S) one by one, respectively. The addition 
of a consecutive track to S will increase the size of Nv! {S) and Nv^ {S) by one 
respectively until they reach the maximum possible size, W. The addition of the 
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non-consecutive track will increase the size of Nvi (S) a n d ^ V � ( � b y at least one 
respectively (up to the maximum size W). So the conclusion holds. 
From (1) and (2), we have |7V(^|-| Nv^ (5)|+| Nv3 (6)| > W + 2|^|-2. Since \S\>2, 
we have \N(S)\ > W + |^ |. The proofofthe lemma is complete. • 
Now let us prove Lemma 2.6.3. 
Proof of Lemma 2.6.3: The three bipartite graphs G^(V22[JV32,V42; E), 
G^{V22\JV42,V32', E), and G=(F3JJF:^2,F22; E) each have a complete matching. 
Next we show that the bipartite graph G=(F22UF52, V42 ； E) has a complete 
matching, i.e., there is a matching to cover V42. Similarly, we can prove that the 
bipartite graphs G=(V22[JV42, V32 ； E) and G^{V32W42 ,V22 ； E) each have a 
complete matching. 
Now let us prove that the bipartite graph G^{V22VW32, V42 ； E) has a 
complete matching to cover V42. Since |F2|+|Fj| + |F^|=3W and |F27|+|F57|+|F^7|<W, 
we have |F22|+|K52| + |F:/2|^ 2W. Furthermore, we have |F22|+|F52|>|F^2| due 
t0|K^2|^W. Li order to show there is a matching to cover V42, we need to show that 
|A (^6)|>|5'| for any fc V42. 
Case 1. V S^ V42 with |^ | = 1. VRmGV42, we have R^e V 4 , where m e { l , 2 , . . . , 
W}. By the construction of the switch box, iV(Rm) in V2UV3 ={ L^+w/i, Lm+w/2 +1, 
Lm+w/2 +3,..., Lm+w-i，Bj+w/2, Bj+w/2 +1, Bj+w/2 +3, ...，Bj+w-] (subscHpts are mod W)}. 
So, |"(Rm)|=W. 7V(Rm) in F22UV32 = A^ (Rm) in V2UV3 —(F2/UF5/). According to the 
mutually exclusive property, either Lj^V2/ and Bj^Fj； or LjeV2/ and Bj^Fj； or 
Lj^F27 andBjEF3/. So |{7V(Rm) in F2ilV3jn(V2jUV3j)|<jw. So |舉爪）in F22UF52 
丄 
1 
> - W . Therefore, |7V(6)|>|^ | for anyS^F42when |S]=1. 
^ 
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Case 2. V ScV42 with |^ | >2. |A (^^  in V22W32 | = IM；》in V2W3 — (F2/UF3/)| 
^N{S) in K2UF5|-|F27UF3/|. Since |K2/|+|K3/| + |K^/|gW, we have |F2/MK3/|SW. So 
\N{S) in F22UF32 I 4A/(Q in F2UF31- W. By Lemma 2.6.4, \N{S) in V22W321 4 外 
Hence, we have |A (^^ | > |^ | for any S^V42. Therefore, from the Hall Theorem, 
the bipartite graph G=(F22UF52, V42 ； E) has a complete matching to cover V42� 
Hence, the proof is complete. • 
Chapter 3 
Application of (0，/)-Factorization on the 
Scheduling of File Transfers 
Factors and factorizations of graphs, i.e., graph factorization, is an old branch 
of graph theory. The (0, f)-factorization of graphs is a special case of {g, f)-
factorization of graphs in the theory of graph factorization. We find that various 
scheduling problems in networks can be reduced to finding a (0, j)-factorization of 
graphs as long as we can formulate their graph models, such as the scheduling of 
file transfers in networks. The scheduling of file transfers in networks to minimize 
the overall finishing time was first studied by Coffman, Garey, Johnson and 
LaPaugh [22]. Jn this chapter, we study the application of (0, /)-factorization in the 
scheduling of file transfers. 
3.1 Introduction 
Ln section 1.3 of chapter 1, we introduced the file transfer graph which is the 
graph model of the scheduling of file transfers in networks. In the rest of the 
chapter, we mainly use (0,力-factorization in file transfer graphs to explore the 
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bounds of minimum overall finishing time. We first give some definitions about a 
(0, /)-factorization of graphs, then show how to apply (0,力-factorization in file 
transfer graphs. We will repeat the file transfer model to make the chapter self-
contained. 
3.1.1 (0, y)-factorization 
All graphs under consideration are undirected and finite; multiple edges are 
allowed but loops are not. 
Let G be a graph with vertex set F(G) and edge set E{G). An edge joining 
vertices u and v is denoted by uv. For a vertex v F(G), we write do{v) for the degree 
of V in G. Let^x) be an integer-valued function defined on V(G) with/(x) > 0 for 
all x e V(G). A (0’ f)-factor of a graph is a subgraph F satisfying 0 < d/7(x) <fix). If 
E{G) can be partitioned into {0,力-factors F\, Fi,...,Ft of G, then J^ = {Fj, i^".， 
Ft} is called a (0, f)-factorization of graph G. We defme <G)=min{ 11 J^ = {Fi, F2, 
. . . ,Ft) is a {0, f)-factorization of G) and call ri^G) the (0, f)-factorization number, 
i.e.，the minimum number of (0, /)-factors in J^. 
3.1.2 File transfer model and its graph 
In 1985, Coffman, Garey, Johnson and LaPaugh [22] studied a problem of 
transferring files between various pares of nodes in networks. The file transfer 
model as shown in Fig.1.3.1, an instance of the problem consists of a labeled, 
undirected multigraph G=(F, E), which we shall call file transfer graph. Both the 
vertices and edges of this graph are labeled with integers. Vertices correspond to 
computers/communication centers, and an edge corresponds to a file which one 
wishes to transfer between the two computers corresponding to its ends./(v), which 
is an integer-valued function defined on node v, is the port constraint of node v, 
and denotes the maximum number of simultaneous file transfers that the given 
vertex can handle. The label l{e) of an edge e represents the amount of time needed 
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to transfer the file corresponding to that edge. It is noted that each 
computer/communication center can be used as a transmitter and as a receiver. It is 
also assumed that once the transfer of a file begins, it continues without 
interruption until the transfer is complete. The problem is to find a schedule of file 
transfers so as to minimize the overall finishing time. 
Li this research, we assume all /(e)'s are the same. The general case when the 
/(e)'s are different will be the subject of further research. Then, under this current 
assumption, it is easy to see that a (0,力-factorization of a file transfer graph G with 
^G) factors corresponds to a schedule of file transfers with the minimum finishing 
time. 
The following example explains how the file transfer problem can be 
formulated as a (0, y)-factorization problem: 
Example. Figure.3.1 depicts a {0, y)-factorization with three {0, y)-factors where 
numbers in circles represent fix) of vertex x, i.e., the maximal number of 
simultaneous file transfers on vertex x. Edges of the same form (thick, thin or 
dotted) are in the same {0, y)-factor. It is easy to see that G can be partitioned into 
three {0,力-factors and the minimum time of overall file transfers is three time units 
since there are eight files needed to be transferred on v but at most three files can 
be transferred simultaneously. 
^ o ^ ^ 
d h — — ^ ^ ^ — EdgemFi 
\ > 「 \ / 7 Edge m F2 
\ / / J Edge1nF3 
H^3^ 
Fig.3.1 (0, f)-factors of a file transfer graphs. 
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3.1.3 Previous results 
Coffman, Garey, Johnson and LaPaugh [22] showed that the general problem 
is NP-complete even if a file transfer graph G is a tree and fiy)=l. In the past, the 
file transfer problem was considered using an edge-coloring approach. For a file 
transfer graph G, the f-chromatic index x(G) corresponds to the minimum overall 
finishing time (for definition of x(G), see [24]). Hakimi and Kariv [23] obtained 
the following upper bound for %{0)\ 
XiG) < m a x ” , E r 「 _ , ; r ) 1 
where p{vw) = |^ "(vw)|, and E{vw) is the set of multiple edges joining 
vertices v and w. 
The following upper bound for j (G) was found by Nakano, Nishizeki and Saito 
[24]: 
9 A . ( G ) + 6 
Z(G) < max{/^(G),[-^——�} 
where 
7 (厂\ — | ^ ( ^ | 
/,(G) 二 m a x " c G , | _ | a ^..vjH)f{v) 
L 2 J 
and 
A fn\ r ^ M l 
A , ( G ) = max,^^ y ^ 
3.1.4 Our results and outline ofthe chapter 
ln this chapter, we study the scheduling of file transfers using the factorization 
method. We believe this is the first such attempt. In the next section we shall prove 
the NP-completeness of finding z(G) [see Theorem 3.2.1]. Section 3.3 will give 
some Lemmas which are used to prove our Theorems. Section 3.4 will offer our 
main results as follows: 
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Theorem 3.4.1 Let G=(F, E) be a file transfer graph, and /(v) an integer-
valuedfunction defined on V{G). Then r{G) > max f^((:))]|v e V{G)). 
Theorem 3.4.2 Let G^{X, Y; E{G)) be a bipartite graph, andf{v) an integer-
valued function defined on V(G). Then r(G) = max { �’ ( ( : ) ) l v e F(G)}, 
Theorem 3.4.3 Let G=(K E) be a file transfer graph, andfiy)>l an integer-
valued function defined on V(G). Then, 
m a x f ^ l l v E V{G)} < r{G) < m a x f ^ ^ g j / ] | v e G}. 
In Section 3.5, we will compare our results with some known results obtained by 
the edge-coloring approach, and show that our results are better. Section 3.6 will 
give our concluding remarks for this chapter. 
3.2 NP-completeness 
Li this section, we consider the complexity of finding the {0,力-factorization 
number for a file transfer graph. The problem of fmding the {0, y)-factorization 
number is NP-complete even when restricted to the file transfer graph in which the 
port constraint j{v) of each vertex is 1. To prove this, we note that the problem is 
obviously in NP since a nondeterministic algorithm needs only to guess a 
factorization and check (in polynomial time) that it is a valid factorization and 
meets the specified bound on the factorization number. Next we see that the known 
NP-complete problem, Chromatic Index [25], can be polynomially transformable 
into it. The Chromatic Lidex problem is defined as follows: "Given a graph G and a 
positive integer k, can the edges of G be colored with k or fewer colors so that no 
two edges with the same color share a common endpoint?". This can be directly 
translated into the current special case, for if we view G as a file transfer graph 
with edges of length 1 and port constraints of 1, then an edge coloring corresponds 
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to a factorization, with all the edges of the same color being a (0, y)-factor until the 
factorization number equals to the total number of colors used. Indeed, we have 
proved the following 
Theorem 3.2.1 For any graph G with fiy), where /(v) is an integer-valued 
function defined on V(G), it is NP-complete to find r{G). 
Due to the NP-completeness of the problem, it is interesting to study the 
bounds of rifif) for a given file transfer graph. For the rest of this chater, we will 
concentrate ourselves on the bounds of r{G). 
3.3 Some lemmas 
To prove our main results, the following lemmas are necessary. First, we need 
the following definition: 
Let g(v) andy(v) be two integer-valued functions defined on V{G) such that g(v) 
< fiy). A (g, f)-factor of graph G is a spanning subgraph F of G satisfying g(v) < 
Jo(v) <Av) for all v e V{G). 
Lemma 3.3.1 [26, Theorem 6.8] Let G = {X, Y; E{G)) be a bipartite graph, and 
g(v) andfiy) two integer-valued functions defined on V(G) such thatg(y) < fiy)for 
all V e V(G). Then G has a (g, f)-factor ifand only iffor all S <^Xand T c 7, 
So{S, T) =f{S) + ddT) - g{T)-eo{S, T) >0 
and 5o{T, S) =f{T) + dc(S) — g{S)-ec{T, S) >0 
where /(7) = ^.,^/(v), d^(T) = l ) ^ v ) , g(T) = I..Tg(v\ 
and ec{S, T) is the number of edges between S and T. 
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L e m m a 3.3.2 [26, Theorem 5.11] Let G be a general graph, g{v) andJ{v) two 
integer-valued functions defined on V(G), and 6 a real number such that 0 <6< 1. 
Iffor all V e V{G), g(v) <J{v) andg{v) <Odc(v) <f{v), then G has a {g,f)-factor. 
3.4 Bounds of file transfer graphs 
Now let us consider the lower bound of x(G) for a file transfer graph. For each 
vertex v e F(G), the number of files needed to be transferred is do{v), Therefore, 
the overall finishing time is at least「卞((?"] time units for each vertex v e V{G). So 
we have the following 
Theorem 3.4.1 Let G={V, E) be a file transfer graph, and fiy) an integer-
valued function defined on V{G). Then, 
A G ) > m a x f ^ l v e F(G)}. 
Proof. By the definition of <G), dc{v) < <G^ x / v ) for any v e F(G), i.e., for 
each veF(G), r(G) > 卞((;))• On the other hand, 7(G) is an integer. Therefore, we 
have 
r^^r*(V) n 
, r(G) > max{ - y ^ |v e V(G)}. The prove is complete. • 
Now consider the special case when file transfer graphs are bipartite graphs. In 
such a situation, the overall finishing time is exactly the lower bound of r(G), 
Theorem 3.4.2 Let G={X, Y; E{G)) be a bipartite graph, and f{v) an integer-
valued function defined on V(G). Then, 
< G ) = m a x f ^ l v e F(G)}. 
rdr{v^ n 
Proof. Let m = max{| y ^ | v E V{G)). By Theorem 3.4.1, x(G)> m. Next, 
let us prove x(G) < m. That is, there exists a {0,力-factorization of G with m factors. 
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By the definition of m, we have 0 < dciv) <mfiy) for every ve V{G). We prove 
the assertion by induction on m. If m = 1, the claim holds clearly. Suppose the 
assertion is true for all positive integers less than m. For each x e K(G), set 
p(xy=max{0, dc{x) - {m — l)Xx)}, 
q{x)=min{f{x), ^fc(x)}. 
According to the definition of p{x) and q(x), it is easy to verify that for each 
xeF(G), 0<p(x)<q(x)<Ax). 
We next prove 
mp(x) < dQ{v) < mq{x) (1) 
If p{x) = 0, then doix) > mp(x); if p{x) 二 dc(x) — (m — iy(x), then p(x) = do{x) 
-{m 一 l)/x) < mXx) 一 ( m — lMx) =f{x), that is ,/x) > p(x). So p(x) = do(x) — (m -
l)A^) < dG(x)-(m-l)p(x), i.e., mp{x) < dc{x). Similarly, we have do{x) < mq(x). 
Now let S e X and T c 7. We now prove that 
^(^, T) = q{S) + do{T) - p{T) - %(5', T) > 0 for;; and q. 
Since 5G>ec{T, S) and dc{S)> ec{T, S), we have 
US, T) = q{S) + dc{T) — P(T) — ea(S, T) 
二 （ f - mpiT)) + _ - ^ ¾ + (1 — ^)da(T) + 呼 - . , ( ^ , T) 
^ ii(dG(T) — mp(T)) + j^(mq(S) — da(S)) 
Thus S{S, T) > 0 by (1). Similarly, we have^3iX S) > 0. Therefore, by Lemma 
3.3.1, G contains a {p, ^)-factor F, which is a {0,/)-factor. Set G = G -E{F). Then, 
for each veV(G), 0 < da'{v) < {m - l)f{v). By the induction hypothesis, G can be 
decomposed into m-l (0,f)-f^ctovs. Consequently, zi^G) <m. • 
Next we consider the general file transfer graph G with^(v)>l for each veV{G). 
We obtain the following result: 
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Theorem 4.4.3 Let G^{V, E) be a file transfer graph, andf{v)>l an integer-valued 
function defined on V(G). Then, 
m a x f ^ l | v e V{G)) < r(G) < m a x f ’ ( ( : ) ) : / ^ e V(G)}. 
Proof. It is clealr that r(G) > m a x f ^ y l v e V{G)) by Theorem3.4.1. 
Set m = m a x f ^ ^ l v e V(G)}. 
We next prove that 
r(G) < maxf^ff"/l|v E V(G)}. 
To prove this, we only need to show that G can be partitioned into m (0, f)-
factors. 
By the definition of m, we have do(v) < mfiy) — m + 1. Clearly, we can only 
consider the vertices with dc(v) > 1. Therefore, for every ve V(G), 1 < dc(v) < mfiy) 
- m + 1. 
We prove the assertion by induction on m. If m=l, the claim holds clearly. 
Suppose the assertion is true for all positive integers less than m. For eachxeF(G), 
set 
p(x) 二 max{0, doix) - [(m - 1 ) / - m + 2]}, 
q(x) = min{f{x), do(x)} • 
Since m — 1 < mf{x) — m + 1 for all x e F(G), we have / x ) > 2 and it is easy to 
verify that for each x e V(G), 
0<p(x)<q(x)<f{x). 
We next prove 
mp(x) < do{x) < mq{x). * 
Ifp(x)=0, then do(x) >1 > mp(x); i fp{x) = do(x) — [(m -l)f-m + 2], thenp(x) 
=dG(x) — [(m l)/_ m + 2] < mf{x) — m + 1 - [(m — l)/x) — m + 2] = / 0 ) - 1 , that 
is, / x ) >;^(x)+l. So p(x) = dc(x) — [(m-l)/- m + 2] < dc(x) - [(m — l){p{x) + 1)— 
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m + 2] = do{x) - {m — l)p{x) — 1, i.e., mp{x) < doix). Similarly, we have d_{G]{x) < 
mq(x). 
By taking Q 二 丄，G contains a {p, g)-factor Fby Lemma 3.3.2, which is a (0, 
m 
/)-factor. Set G'= G -E{F)- then 0 < dc'(v) < {m - \)f- m + 2 for each v e V{G). 
Set F = {x I dG'{x) = 0}, and G" 二 G' - F ; then 1 < do{v) < (m - l)f-m + 2 for 
each V e V(G'^. By the induction hypothesis, G' can be partitioned into m-l(0,f)-
factors. Consequently, G can be decomposed into m (0,力-factors, that is, zi^G) < m. 
The proof is complete. • 
The example in Fig.3.2 shows that the upper bound of x{G) can be achieved. 
c ^ 
G > 弟 0 — E d g - F i 
/「\ / 1 Edge in F2 
\ / / / / Edge1nF3 
...\^L~^ 
Fig. 3.2 Example: the upper bound of i(G) can be achieved. 
3.5 Comparison 
Since both the f-chromatic index x(G) of edge-coloring and the {0, f)-
factorization number <G) of {0, /)-factorization correspond to the minimum overall 
finishing time in a file transfer graph, we can compare the bound of r(G) with that 
o W ) . 
6 3 
In Section 1, we mentioned two well-known results obtained by edge-coloring 
on j ( G ) as follows: 
1. Hakimi and Kariv [23 ]: 
Z(G) ^ m a x , ,, ^�,(。)厂过。<>),~|”『(^ 〜 
where p{vw) = \E(vw)\, and E(vw) is the set of multiple edges joining 
vertices v and w. 
2. Nakano, Nishizeki and Saito [24]: 
9AAG) + 6 
Z(G) < m a x { / , ( G ) , L ^ ^ Y " " " J ) 
where 
,,广、一 r \E{H)\ 
/,(Cz) : m a x . G , ( _ 3 z � , e r ( " ) / ( v ) 
L 2 � 
and 
A , ( G ) = m a x , , , r ^ 1 
We denote the upper bound of <G) by FAC{G), and that of z(G) by EC(G). 
That is, 
j,r - TTi.v r^G(v) + P{v^^h 沈⑴ — m a x ” w ( G ) 八力 ， 
where p{vw) = |^(vw)|, and E(vw) is the set of multiple edgesjoining 
vertices v and w. 
9A.(G) + 6 
^C(2) = m a x { / ^ ( G ) , [ - ^ Y " ^ i , 
where 
A , ( G ) = m a x , , , r ^ l 
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and 
/ ,广、— 「 |綱| 
lf�W = max.G,|F(//)|3 Z v _ ) / ( v ) 
L 2 J 
For any bipartite graph G, FAC(G) = m a x f - ^ y l v e F(G)}, 
and for any graph G with/(v) > 1, 
FAC{G) 二 m a x f ^ r / l v e V(G)}. 
Now let us compare the upper bound of ri^ G) with that of ^'(G). 
Fact 1. For any bipartite graph G, FAC(G) < EC(,)(G), i=l, 2. 
Proof. Obviously, 
^C(i)(G) — FAC(G) 
一 … ^ �4 ( v ) + p(vw)n r^cM.! 
= m a x ^ ^^ eF(G) J^ — max^;^j/(G)八“） 
_ 「 # 請 ) ] 
= m a x ” i , ^ ( G ) 八 力 
> 0 
^C(2) (G) — FAC(G) 
9A f (G) + 6 r d c i y ) ^ 
=max{/y(G) , } — maXw[(G) ~ ~ ^ 
L 8 � j (v) 
r " G ( v ) n 
9 + 6 
/ ( v ) r ^ G ( v ) n 
> max^^f/(G) -maXw,/(G) 
8 /(v) 
r ^ G ( v ) n 
+ 6 
_ /(v) 
= m a x ^ e v(G) “ o 
> 0 
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Remark. In practice, the above differences are much larger than zero because 
the number of files to be transferred at node v, do{v), is usually much larger than 
the number off i les which can be simultaneously transferred at v, namely, fiy). 
Fact 2. For a file transfer graph G with f{v) > 1 and m = r m x ( ^ ^ £ j ] | v e F(G)}. 
we have: 
(i)IfdG(vo) = rncoc v e v{G)do{^) ^ mfivo) — p{vow), then FAC(G) > EC(i)(G), where 
p{vw) - {E{vw)l and E(vw) is the set of multiple edges joining vertices v and w. 
( _ f ^ ( V o ) = maXve�(G) da(v) > ^ ^ x / ( v � ) , thenF^C(G) < ^Q2)(G). 
Proof. It follows that FAC{G) 二 m by Theorem 3.4.3. Thus we have 
(i)-
^C(i) - FAC{G) 
� ^ i c M + #爾)~| 
=T^^^v.rveV(G) J^ —所 
> 0. 
(11)-
EC^2){G) - FAC{G) 
9A^(G) + 6 
=max{/y(G),[~~— J } - m 
.r^G(v)n , 
9 「 7 ^ 1 + 6 
^ m a x " " G ) g - rn 
> 0. 
u 
Examples. Now let's see two examples which illustrate the above 
comparison. Example 1 illustrates the comparison given by Fact 1, that is, our 
result is better than the two existed results when the file transfer graph is a bipartite 
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graph. And example 2 illustrates the comparison given by Fact 2, that is, our result 
is better than the two existed results when the file transfer graph is a general file 
graph w i t h / v ) >1 for any vertex v in the graph. 
Example 1. Suppose that we have a 10-port network. The 10 ports are divided 
into two groups: {1, 2, 3, 4, 5} and {6, 1, 8, 9, 10}. There are files needed to be 
transferred between the two groups of ports. The associated data are shown in table 
3.1, where j{v) is the port constraint of port v, Le” the maximum number of 
simultaneous file transfers that port v can handle per time unit; do(v) is the files 
needed to be transferred in port v; and the number p(vw) in the cell corresponding 
to ports V and w is the number of files needed to be transferred between the two 
ports V and w. 
Table 3.1 
~~6~~~~7~~~"8~~~~9~~~~[0~~~~4^~~~ /v)~~ 
1 ^ f^ ^ ^ m um 5 
2 1000 500 ^ ^ ^ 2 ^ f o ^ 
3 f ^ ^ 400 500 2 ^ 2 0 ^ 5 
4 ^ ^ 5 ^ 200 400 2000 4 
5 ^ iO^ ^ 2 ^ ^ 4700 [0~~ 
^ ^ ^ 0 0 2 l 0 0 ~ ~ 2 7 0 0 ~ ~ 2 4 ^ ~ ~ 3 ^ fl00 \ \ 
^ ~ W ) f0 5 ^ 5 i0 \ \~~~ 
Obviously, the corresponding file transfer graph is a bipartite graph. We should 
have FAC(G) < EC(i)(G) and FAC(G) < EC(2)(G) by Fact 1. In fact, by Table 3.1, 
we have, 
FAC(G) 二 m a X v e � ( G ) � ^ ^ ] = 720. 
PC (CA — m^Y �4 ( v ) + p{vw)^ 
^Mi)(^j - max”i,er(G) y ^ = 1120. 
^r^G(v)n , 
9 + 6 
/(v) 
E C ^ ( G ) > maXvE7(G) = 810. 
o 
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Hence, EC^x){G) — FAC{G) = 400, and ^Q2)(G) — FAC{G) > 90. Our 
conclusion holds. 
Example 2. Suppose that we have a 10-port network: {1, 2, 3, 4, 5, 6, 7, 8, 9, 
10}. There are files needed to be transferred between the ports. The associated data 
are shown in Table 3.2, where the notations have the same meaning as these in 
Table 3.1, including f{v), do{v) and the number p{vw) in the cell corresponding to 
ports V and w. 
Table 3.2 
1 ~ ~ 2 ~ ~ ~ ~ ~ 3 ~ ~ ~ ~ ~ 4 ~ ~ ~ ~ 5 ~ ~ ~ ~ ~ 6 ~ ~ ~ ~ ~ 7 ~ ~ ~ ~ 8 ~ ~ ~ ~ 9 ~ ~ ~ ~ I o ~ ~ 
^ i \ ^ ^ 3 ^ f ^ ^ f00 500 3 ^ 100 
~ ~ 2 ^ \ 2000 ^ 2 ^ 1 ^ ^ ^ ^ 200 
^ 3 ^ 2000 \ ^ 500 1 ^ ^ 400 500 200 
~"4 ^ 300 300 \ f 0 ^ ^ ^ 500 200 400 
^ 5 ] ^ ^ ^ rO^ \ 3 ^ i000 80^  2 ^ 600~~ 
~~6 ^ I^ 5^ 1 ^ ^ ^ \ ^ ^ 2000 600 
^ 7 i ^ ^ ^ ^ 1 ^ ^ \ i ^ 500 800 
^^8 500 500 400 ^ ^ 500 f ^ \ 200 1000 
~~9 3m ^ ^ ^ 2 ^ 20^ 5 ^ 200 \ 100 
~To rS5 200 200 4 ^ ^ 600 ^ 1 ^ j^5 \~~ 
dc(v)"""3^ 5 ^ 5 ^ 3 ^ 6 ^ 5 ^ 4 ^ 5 4 ^ "一6 4 0 0 ~ ~ 4 0 0 ^ 
Xv) 50 ™ ^ 40 f ^ I m ^ ioo ^ 1^~~  
It is easy to see that the corresponding file transfer graph is a graph withy(v)> 1 
for any vertex v of the graph. By table 3.2, we have, d(vo) = maXv#(G)^fc(v) — 6400 
and vo is port 9, m = m a X i , � � ) �’ ( ( J ) ) : i l ] = 445. 
It is easy to check that (1) d{vo) > mf{vo) 一 p{vow) ； (2) J^(vo) > ^ ^ ~ ^ x /(vo). 
So, we should have FAC(G) < EQi^(G) and FAC(G) < BC(2)(G) by Fact 2. In fact, 
by Table 3.2, we have, 
EC(i)(G) = m a x ” , , — ” ( ^ ^ ( — ] = 500. 
9 「 销 1 + 6 
^C(2)(G) > maXv#(G) — ^ 二 450. 
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We know that FAC{G) = m = 445. Hence, ^C(i)(G) — FAC{G) = 55, and 
^C(2)(G) - FAC{G) > 5. This maintains our conclusion. 
3.6 Conclusion 
The scheduling of file transfers in networks to minimize the overall finishing 
time is NP-complete, An edge-coloring approach was often used to study the 
problem. In this chapter, we proposed a new method using factorization to study 
the scheduling of file transfers. The {0,力-factorization number corresponds to the 
minimum overall finishing time in the corresponding file transfer problem. We 
showed that the problem of finding the factorization number TiJJ) is NP-complete, 
and obtained a lower bound of T{G) for all file transfer graphs. We proved that x{G) 
is exactly the lower bound for the family of bipartite graphs, i.e., the overall 
finishing time equals the lower bound for a file transfer graph when it is a bipartite 
graph. For a family of general file transfer graphs with/(v) > 1, we proved that the 
1 1 n …�• rdrAv) - ln r<ir7(v)_ln 
upper bound of <G) is rmx{ _ |v e V(G)}, i.e., <G) < rrax{ 二 |v e V(G)}. 
J W —丄 J (v) — 1 
Our results are better than the known results obtained by the edge-coloring 
approach. 
For future research, we intend to study the weighted {0，/)-factorization 
problem, including various bounds for ri^ G) of the corresponding file transfer 
graphs, and efficient algorithms to implement the corresponding factorizations. 
Chapter 4 
Decomposition Graphs into (g^  /)-Factors 
The factors and factorizations of graphs, i. e., graph factorization, is one of the 
major areas in Graph Theory. The history of graph factorization is almost one 
century old. Numerous results have been obtained on a large scale of factors. For 
example, see [26, 32-43]. Jn 1970, Lovasz obtained a necessary and sufficient 
condition for the existence of a (g, /)-factor. Since then, the (g, /)-factors and (g, f)-
factorizations of graphs has attracted much attention. For example, see [18, 20,26, 
40, 41]. Li this chapter, we study the (g, /)-factorization problem and obtain some 
sufficient conditions for a graph to be (g,力-factorable. Several previous (g, f)-
factorization results can now be seen as direct consequence of ours. 
4.1 Introduction 
4.1.1 (^，力-factors and {g, /)-factorizations 
All graphs under consideration are undirected and finite. Multiple edges are 
allowed but loops are not. 
6 9 
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Let G be a graph with vertex set V{G) and edge set E{G). An edge joining 
vertices u and v is denoted by uv. For a vertex v e V(G), we write do(v) for the 
degree of v in G. Let g(x) and/(^) be integer-valued functions defined on V(G) with 
A^) ^ g W for all V e F(G). Then a graph G is called a (g, ^)-graph ifg(x) < dc{x) < 
A^) for each x e K(G), and a {g, f)-factor of a graph is a spanning {g, /)-subgraph of 
G. The graph G is said to be (g, f)-factorahle if E{G) can be partitioned into (g, f)-
factors Fi , F2, ..., Ft of G, and { f\, F2, ..., F\} is called a (g, f)-factorization of G. 
When g(x) = a,J{x) = b for each x e F(G), it is customary to write square brackets, 
that is, we call a (g, y)-factor an [a, Z?]-factor; if a ——— b = k, we call an [a, Z7]-fact0r a 
A>factor. Similarly, an [a, Z?]-factorization, a /c-factorization of a graph can be 
defined. 
For a finite s u b s e t X c F(G), we write/JQ = Zcej(Kx), dc{X) - Hxexdoix). G[S] 
denotes the induced subgraph of G by S. For E' c E(G), G[E^ denotes the induced 
subgraph of G by E' and G[E - E^ the induced subgraph by E — E'. For clarity, 
write G — E' = G[E - E']. If S and T are disjoint subsets of V{G\ then eo{S, T) 
denotes the number of edges of Gjoining S and T. Let C be a component of G — (S 
U T) such that g{x) =f{x) for all x e V(G). Then we say that C is odd or even 
according to ec(V(Q, T) + / ( F ( Q ) being odd and even. A component of G - {S U 
T) which is neither odd nor even is called neutral Let h{S, T) denote the number of 
odd components C of G - (S U T)-
4.1.2 Previous work 
Li 1970, Lovasz gave the following result which plays an important role 
throughout (g, /)-factor theory: 
Lemma 4.1.1 [31] Let G be a graph, g(x) andfipc) integer-valued functions 
defined on V(G). Then G has a (g，f)-factor ifand only iffor all disjoint subsets S 
andTofV(G), 
^S, T) 二 dG-s{T) — g(T) +A^ - h{S, T) > 0. 
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The other important contribution is Kano's (g,力-factor theorem (see Lemma 
4.1.2), which proved a sufficient condition for a graph to have a (g,力-factor by 
making use of Lovasz's {g, y)-factor theorem, and sometimes it is more convenient 
and useful to determine whether a graph has a (g, y)-factor. 
Lemma 4.1.2 [29] Let G be an n-edge-connected graph {n > 0), 6 be a real 
number such that 0 < 6 < 1, and g(v) andf{v) be two integer-valued functions 
defined on F(G) such that g{v) <J{v)for all v e V(G). Ifone of(Ia), (Ib); (/7) and 
one of (IIIa), (IIIb), {IIIc), {IIId), {IIIe), (IIIf) holds, then G has a {g,f)-factor. 
(Ia) g(v) < Odoiv) <f{v) for all v e V(G). 
{Ib) Sv^ v{G)[max{0, g(v) - 0do{v)} + max{0, 0do(v) - / v ) } ] < 1. 
(/7) G has at least one vertex v such that g(v) < ^ v ) ; or g(v) =f{v) for all v e V{G) 
and Eve v(G)K^) = 0 (mod 2). 
{IIIa)nO > 1 andn{l -9)>l. 
(IIIb) {dG(v): g(v) =Xv), V e V(G) and ^v): g{v) =f{v), v v e V(G)} both consist 
of even numbers. 
{IIIc) {dc{vy. g(v) =Xv), V e V(G) } consist of even numbers, n is odd, (n + 1)6>> 1 
and (^2+l)(l - 0 > 1. 
(IIId) t/^v): g(v) =fiy), V e V{G) consist of even numbers, and /(1 - 0) > 1, where 1 
G {n, n + 1} and 1 =1 {mod 2). 
(///e) {dG(v): g(v) =J{v), V e V(G) and ^v): g(v) =/v) , v e V{G)) both consist of 
odd number and ln > 1, where 1 e {n, n + 1} and 1 =1 {mod 2). 
_ g{v) <fiy)for every v e F(G). 
G. Z. Liu obtained 
Lemma 4.1.3 [30] Let G be a multigraph，g(x) and f{x) be integer-valued 
functions defined on V(G). Then every (4g + 2, 4 / — 2)-graph is (g,y)-factorable. 
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Lemma 4.1.4 [30] Let G be a multigraph, g{x) and f{x) even-integer-valued 
functions defined on V{G). There exists a positive integer m such that G is (g, f)-
factorable ifG is an {mg, mf)-graph. 
4.1.3 Our results 
As a direct result of Lemma 4.1.3 and Lemma 4.1.4, we now give the following 
Theorem 4,1. Let G be a multigraph, g(x) and f(x) two integer-valued functions 
defined on V(G), m be an integer with m^O(mod 4), ifG is an {m^x) + ^ ,nf{x) - ^) 
-grpah, then G is (g, f)-factorable. 
Proof. Let m = 4k, where k is a positive integer. Then G is an (k(4g + 2), k{4f-
2))-graph and 4g + 2 and 4 / - 2 are even-integer-valued functions defined on V(G). 
By using Lemma 4.1.4, G is (4g + 2，4/-2)-factorable. 
Here we note the Lemma 4.1.3. Hence each (4g + 2, 4 / - 2)-graph generated 
from G is (g, y)-factorable. Therefore, G is (g, ^-factorable. • 
Moreover, the above theorem can be extended to the following theorems: 
Theorem 4.2 Let G be a multigraph, m a positive integer, 1 <3 an integer with 
1 三 m (mod 4), g(x) an even-integer-valued function defined on F(G) and f{x) an 
integer-valued function defined on V{G). IfG is an (mg(x), mf{x) - 2L^J — V^graph, 
then G is (g, f)-factorable. 
Theorem 4.3 Let G be a multigraph, m a positive-integer, 1 <3 an integer with 
1 = m (mod 4), g(x) an integer-valued function defined on V(G) and f{x) an even-
integer-valued function defined on V(G). IfG is an {mg{x) + 2L^J + /, mf(x)ygmph, 
then G is fe f)-factorahle. 
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Theorem 4.4 Let G be a multigraph, m a positive integer, 1 <3 an integer with 
/ 三 m (mod 4), g(x) and f{x) integer-valued functions defined on V(G). If G is an 
(mg(x) + 2L^J + /, mf {x) - 2L^J — 1) - graph, then G is (g, J)-factorable. 
We will give their detailed proofs in Section 4.2, Section 4.3 and Section 4.4, 
respectively. Li Section 4.5, we shall mention some previous results by other 
researchers and show how they can be viewed as natural consequences of our 
results. Section 4.6 will give our concluding remarks for this chapter. 
Li the following proofs we always assume that the graphs concerned are 
connected, for otherwise we consider each of its components. 
4.2 Proof of Theorem 4.2 
We first prove the following two lemmas which are necessary for the proof of 
Theorem 4.2. 
Lemma 4.2.1 Let G be a multigraph, g(x) an even-integer-valued function 
defined on V{G) and J{x) an integer-valued function defined on V(G). If G is a 
(2g(x), 2f{x))-graph with at most one vertex of degree 2f{x), then G is (g, f)-
factorable. 
Proof. Set 
P{^)= max{g{x), do{x) -f[x)), 
�(X) = min{J{x), ^ fc(x) - g(x)}. 
It is easy to verify that 
g{x)<p{x)<q{x) <f{x\ 
2p(x) < do{x) < 2q(x), 
and 
p{x)=�(X) if and only if dc(x) = 2g(x) and 2f{x). 
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Next we prove that G has a (p, ^)-factor. 
If f(x) is even, it is easy to prove that G is (g,力-factorable by Lemma 4.1.2. 
Next we suppose that / x ) is odd for do (x) 二 2f{x). 
Let S and Tbe disjoint subsets of F(G) and S Ur本 0 . Let Ci, C2, ..., Q be the 
odd components of G — {S U T). By our assumption and the definition of odd 
component, C, (z — 1, 2, ..., t) satisfies either of the following two cases: 
(1). p(x) = q(x) = g{x)三 O(mod 2) for all x e V(Q). 
(2). Note that G has at most one vertex with degree 2f{x), so either there exists an 
odd component Q such that V(Cx) = {v}, p(v) = q(v) =f{v) or there exists an odd 
component Cx satisfying for all vertices x G F(Cx), p{x) = q{x) = g(x)三 0 (jnod 2) 
except only one vertex y withpfy) = q(y) 二 ffy) ：- 1 (mod 2). 
We will show our assertion is true in the above two cases. 
Case 1. p(x) = q{x) = g{x)三 O(mod 2) for all x e V(Ci). 
By the definition of odd component, we have e^(F(Q, T) + ^cer(Q q(x) = l(mod2) 
and TxeV{Q)q{x) = Z^^eF(Q)g(x) =0(mod 2), implying ec(V(Q), T) ^l(mod 2); and 
ec(V(qX S u T) = SxeK(q) do(x) - Z,,v^c,.) ^ q W ^0(mod 2). Thus eG(V(Q), S)= 
eG(V(Cd, S U2) - ec{V{C), T) ^l{mod 2). Therefore, eG(V(Ci), T) > 1, e c ( V ( Q , S) 
> 1 and we have 
dc{S) > hc{S, T) + eo{S^ T) 
do{T) > hc(S, T) + eo{S, T) 
and 
4(^, T) = q{S) + do^s{T) - p{T) — ha(S, T) 
=doiT) — ec(S, T) - hc(S, T) - p{T) + q{S) 
=do{T) - \ {ec{S, T) + hciS, T)) - \ (¾(^, T) + ho{S, T)) - p(T) + q(S) 
^ dc(T) — ^doiT) — ^dc(S) — p(T) + q{S) 
=i (dciT) — 2p(T)) +^{2q(S) - ddS)). 
So, ^^>0 in the view of2#x) < dc(x) < 2q{x). 
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Case 2. Either there exists an odd component C^ such that V(C^) = {v}, p(v)= 
^(v) = / v ) or there exists an odd component C^ satisfying for all vertices x e V(Cx), 
p(x) — q(x) = g(x)三 0 (jnod 2) except only one vertex y with pfy) = q{y) — fiy) = 1 
{mod 2). 
Subcase 2.1. There exists an odd component Q such that V(Cx) = {v}, p(v) 二 
q(v) =Av). 
The same arguments as in Case 1 shows that 
eG(V(Q), T) > 1, eG{V{Ci), S) > 1 (/ * x) and 
For Cx, since 
eo(^(QX T) + I^x^v{Q)q(x)三 l(mod 2) and I^xev(Q)qOO = f(x)三 l(mod 2), 
we have ^G(F(Q, T) > 0; and since eG(V(Q), S UT) > 1, we have either eG(F(Q), 
T) > 1 or 6G(V(Cx), S) > 1. Consider the following two cases. 
(a). lfeG(V(C,l T) > 0, eo{V{C,X S) > 1, then 
dG�S) > hc{S, T) + ea{S, T) 
dc{T) > ho(S, T) + ec(X T) - 1 
and 
^o{S, T) = q{S) + dG—s(T) - P(T) - ho(S, T) 
=doiT) - eo{S, T) — h^S, T) - p(T) + q{S) 
=do{T) - i iec{T) + MS, T)) — \ fe(r) + hc[S, T)) - p(T) + q(S) 
^ dc(T) -^(dciT) + 1) — ^dG(S) - p(T) + q(S) 
=^(do(T) — 2p(T)) + ^(2q(S) — dciS)) 一 全 
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So Sc(S, T) > 0 since 5o{S, T) is an integer. 
(b). l feG(V(C,l T) > 1, e c ( F ( Q , ^ > 0, then 
dc(S) > hc{S, T) + eo{S, T) - 1 
^c(T) > ho{S, T) + ec{S, T) 
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and 
^c(S, T) = q{S) + dG—siT) - p{T) - hdS, T) 
do{T) - ec{S, T) - hc{S, T) - p{T) + q(S) 
=dciT) - j (eG(S, T) + hciS, T)) - j (ea(S, T) + US, T)) - p{T) + q{S) 
^ doiT) — {do{T) -\{da{S + 1)) - p{T) + q{S) 
=i {do{T) - 2p(T)) + i ( 2 _ — do(S)) — j 
>--i-
So Sc(S, T) > 0 since 5o{S, T) is an integer. 
Subcase 2.2 There exists an odd component Cx satisfying for all vertices x s 
V(Cx), p(x) = q(x) = g{x)三 0 —od 2) except only one vertex _y with pfy) = q(y)= 
/ 0 0三 1 _d2). 
The same argument as in Subcase 2.1 shows that So(S, T) > 0. 
Therefore G has a (p, g)-factor F\ by Lemma 4.2.1, which is a (g,力-factor, 
obviously, G-E(F) is also a (g, /)-factor. • 
Lemma 4.2.2 Let G be a multigraph, g(x) an even-integer-valued function 
defined on V(G) and f^x) an integer-valued function defined on F(G). If G is an 
(4g(x), 4/(x) — 2 )-graph , then G is {g, /)-factorable. 
Proof. For each x e V(G), set 
P(x) = max{2g, do{x) 一 {2f{x) - 1 ) } 
�(X) = min{2f- 1, dc(x) — 2g} 
If G has vertices of degree 4f{x) - 2, we choose one vertex xi and replace q(xi) 
by q(xi) + 1, then for each x e V(G) 
2p(x) < do(x) < 2q(x), 
p(x) - q{x) iff doix) 二 4g or do{x) = 4 / - 2 but x 本 xi. 
By taking Q = 1 , we see that (Ia), (/7) and (IIIb) of Lemma 1.2 hold. Hence 
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G contains a {p, ^)-factor F, which is a (2g, 2f)-factor with at most one vertex of 
degree 2f. Set G' = G -E{F), then G' is a (2g, 2/-l)-graph. Therefore F and G, are 
(g,y)-factorable by Lemma 4.2.1. Consequently, G is fey)-factorable. 口 
By Lemma 4.1.4 and Lemma 4.2.2, it is easy to see the following assertion 
holds. 
Lemma 4.2.3 Let G be a multigraph, m 三 Q[mod 4) be a positive integer, g(x) 
be an even-integer-valued function defined on F(G) and X^) be an integer-valued 
function defined on F(G). If G is an (mg(x), mf (x) - y>graph, then G is {g, f)-
factorable. 
Next we prove 
Theorem 4.2 Let G be a multigraph, m a positive integer, 1 < 3 an integer with 
1 = m (mod 4)，g(x) an even-integer-valued function defined on F(G) and f{x) an 
integer-valued function defined on V(G). IfG is an {mg{x), mf{x) — L^J — iygraph, 
then G is {g, f)-factorable. 
Proof. We consider two cases when m is even number and odd number, 
respectively. 
Case 1. m = 2t, where t is a positive integer. 
Subcase 1.1 t 二 ls, where s is a positive integer, then G is a (4sg, 4sf- 2s)-
graph. The assertion is true by Lemma 4.2.3. 
Subcase 1.2. t = 2^+1, where s is a positive integer, then G is a ((4s + 2)g, (4y + 
2)f-2s - 2)-graph. 
Set 
P{^) 二 max{2g(x), dc{x) — (4s/(x) - 2^)} 
q(x) = min{2f{x) — 1 , do{x) — 4sg(x)} 
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It is easy to verify that for each x e F(G), 
(2^ + l)/7(x) < dc{x) < {ls + \)q{x\ 
p{x) = q{x) = 2g{x) ifand only if^fc(x) = (4s + 2)g(x). 
By taking Q 二 ^^^^,(/a), (/7) and (////?) of Lemma 4.1.2 hold. Therefore G 
has a {p, ^)-factor F, F is a (2g, 2/-l)-factor and G' 二 G -E{F) is a (%g(x), Asf{x) 
—26-)-graph. By Subcase 1.1, G' is (g, y)-factorable, and the same argument shows 
that F is also (g, /)-factorable. Consequently, G is (g, y)-factorable. 
Case 2. m = 2t+l, where t is a positive integer. 
Subcase 2.1. t = ls, where s is a positive integer, then G is a ((4s" + l)g, (4? + 
1 ) / - 2s - l)-graph. Define 
p(x) 二 max{g(x), do{x) - {AsJ{x) 一 2^)} 
q(x) = min {fix), dc(x) - 4^g(x)} 
It is easy to versify that for each x e V(G), 
(% + l)p(x) < do{x) < (4^ + l)^(x), 
p{x) = q{x) = g(x) if and only if dc{x) = (4s* + l)g(x). 
The same argument shows that G has a {p, ^)-factor, which is a {g,力-factor F, 
and the remaining graph G' = G -E{F) is a (4sg(x), 4sf(x) - 2s)-graph. Therefore, 
G ' is {g, /)-factorable by Subcase 1.1. So G is fe/)-factorable. 
Subcase 2.2 t = 2s + 1, where s is a positive integer, then G is a ((% + 3)g, (4s 
+ 3)/- 2s - 3)-graph. Define 
P{^) = max{g{x), dG{x) - [(4s" + 2)f{x) - ls - 2)} 
qOO = mm{/iixX dc{x) — (4^ + 2)g(x)} 
Then we have 
(4^+3)/7(x) < dc{x) < (4s + 3)q{x), 
P(x) = q(x) = g(x) if and only if dc(x) = (4^+3)g(x). 
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The same argument shows that G has a {p, ^)-factor, which is a (g, f)- factor F, 
and the remaining graph G' = G -E(F) is a ((4s + 2)g(x), (4s + 2)/x) - 2s - 2)-
graph. Therefore G' is {g, y)-factorable by Subcase 1.2. So G is (g, /)-factorable. 
The proof is completed. • 
4.3 Proof of Theorem 4.3 
To Prove Theorem 4.3, we need the following Lemmas which can be proved by 
the same methods as Lemma 4.2.1, Lemma 4.2.2 and Lemma 4.2.3, respectively. 
Here we omit the detail. 
Lemma 4.3.1 Let G be a multigraph, g(x) an integer-valued function defined 
on F(G) andf{x) an even-integer-valued function defined on V(G). IfG is a (2g(x), 
2Ax)ygrcLph with at most one vertex of degree 2g{x), then G is {g, f)-factorahle. 
Lemma 4.3.2 Let G be a multigraph, g{x) an integer-valued function defined 
on F(G) andf{x) an even-integer-valued function defined on F(G). IfG is an (4g(x) 
+ 2, 4fix))-gmph, then G is {g, f)-factorable. 
Lemma 4.3.3 Let G be a multigraph, m 三 0 (mod 4) a positive integer, g(x) an 
integer-valued function defined on V(G) and f{x) an even-integer-valued function 
defined on V(G). IfG is an (mg(x) +^,mf{x))-graph, then G is {g,f)-factorable. 
And by the same argument as in Theorem 4.2, we can show 
Theorem 4.3 Let G be a multigraph, m a positive integer, 1 <3 an integer with 
1 : m (mod 4), g(x) an integer-valued function defined on F(G) andf{x) an even-
integer-valued function defined on F(G). IfG is an {mg{x) + 2L^J + /, mf{x)) 
-graph, then G is (g, f)-factorable. 
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We leave the proof to the reader. 
4.4 Proof of Theorem 4.4 
We now give the proof of Theorem 4.4. 
Proof. We consider two cases when m is even number and odd number, 
respectively. 
Case 1. m = 2t, where t is a positive integer. 
Subcase 1.1. t = 2s, where s is a positive integer, then G is a (4^g(x) + ls, Af{x) 
-2^)-graph. Clearly, the assertion is true by Theorem 4.1. 
Subcase 1.2. t = 2s + l,where s is a positive integer, then G is a ((4y + 2)g{x) + 
2s + 2, (4s + 2)fix) — 2^ — 2)-graph. Set 
p{x) = max{2g{x) + 1, do(x) - [4sfix) — 2^]}, 
q(x) = min{2f{x) — 1, do(x) - [4sg(x) + 2^]}. 
First, we will prove that 
p(x) < q(x) 
l,)p{x) = 2g(x)+l. 
If q(x) = 2f{x) — 1, obviously, p{x) < q{x) by (4^ + 2)g{x) + ls + 2 < (4s + 2)f{x) 
-2s — 2; if q(x) = do(x) — [%g(x) + 2^], then q(x) > (4s + 2)g(x) + 2^ + 2 - (4sg + 
2s) = 2g(x) + 2 >p{x). 
iyp{x) = &G{x)-{Asf- 2s). 
If q{x) = 2f{x) - 1, then p{x) < (4s + 2)J{x) — 2s - 2 - {Asf{x) — 2s) - 2f{x) - 2 < 
qQc); if q(x) = dc(x) — (4sg{x) + 2^), obviously, p(x) < q(x) by (4s + 2)g(x) + 2s + 2 
< (4^ + 2)f{x) - 2s. 
Next, we prove the following inequalities holds for all x e V(G) 
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(2^ + l)p(x) < dG{x) < {2s + l)^(x) 
If p{x) = 2g(x) + 1, it is clear that dc(x) > (4s> + 2)g(x) + 2s + 2 > {2s + \)p{x)\ 
If>(x) = do(x) — (4sf - 2s), then p(x) = do(x) — (4sf- 2s) < (4s + 2)/x) - 2s - 2 — 
(4y/— 2^) = 2fix) - 2, that is f(x) > 气 + 之 . T h u s 
p(x) = dc(x) - (4sf — 2s) < dc{x) 一 (4y 姻之+ ^ — 2^ = ^⑷ - 2 s p ( x ) — 2 ,^ 
that is, dG(x) > (2s + l)p(x) + 2s > (2s + l)p(x). 
Similarly, we have dc(x) < (2s + l)^(x). 
By taking f(x) > j^^, then (Ia), (/7) and (IIIf) of Lemma 4.1.2 hold. Hence 
G contains a (j), ^)-factor F, which is a {2g + 1, 2/-l)-factor and is {g, y)-factorable 
by the same argument. Set G' 二 G -E(F), then G' is a (4^g + ls, Asf- 2 � - g r a p h . 
Obviously, G' is (g, y)-factorable by Theorem 4.1. 
Case 2. m = 2t + 1, where t is a positive integer. 
Subcase 2.1. t = 2s, ehere 6- is a positive integer, then G is a ((4s + l)g(x) + 2s + 
1, (4s + l)/(x) — ls — l)-graph. 
For each x e F(G), define 
p(x) = max{g{x), do{x) - (4sf{x) - 2s)}, 
q(x) = minifix), do(x) — (%g(x) + 2^)}. 
The similar arguments as in subcase 1.2 shows that G has a {p, ^)-factor F, 
which is a (g, y)-factor and G' = G -E{F) is a (4sg(x) + ls, Asf{x) - 2 � - g m p h , and 
G' is (g. ^ -factorable by Theorem 4.1 and therefore G is (g, 7^-factorable. 
Subcase 2. t = 2s + 1, where ^ is a positive integer, then G is a ((4^ + 3)g(x) + 
2s + 3, (4^ + 3)/(x) — ls — 3)-graph. 
For each x e F(G), define 
P(x) = max{g(x), do(x) — [(4y + 2)f{x) — 2s — 2]}, 
q(x) = min{f{x), dc(x) - [(4s + 2)g{x) + 2^ + 2]}. 
The similar arguments as in Subase 1.2 shows that G has a (j), ^)-factor F, 
which is a fe /)-factor and G' = G -E(F) is a ((4^ + 2)g(x) + 2^ - + 2, (4s + 2)/(x)— 
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2s — 2)-graph, and G' is (g, y)-factorable by Subcase 1.2 and therefore G is {g, f)-
factorable. The proof is completed. U 
4.5 Related previous results 
There are several previous results by other researchers, which can now be seen 
as direct consequences of our results. 
When m > 4, it is easy to check that an {mg + m - 1 , mf- m + l)-graph is also 
an {mg{x) + 2L^J + 1, mf (x) — 2L^J — /)-graph. Therefore, the following result can 
be derived directly from Theorem 4.4. 
Corollary 4.5.1 [30] Let G be a multigraph, and m a positive integer. Then 
every (mg + m — 1, mf — m + 1 )-graph is fe f)-factorable. 
Set g{x) = 2a(x) — l,/(x) = 2b(x) + 1 and m = 4; the following is a direct result 
of Theorem 4.1. 
Corollary 4.5.2 [32] Every (8a(x) -2，^b{x) + 2)-graph is {2a{x) - 1, 2b{x) + 
V)-factorable. 
When m > 4, Corollary 4.5.3 and Corollary 4.5.4 are direct consequences of 
Theorem 4.2 and Theorem 4.3. 
Corollary 4.5.3 [32] Let a{x) and b{x) be integer-valued functions defined on 
V(G). (1) Fvery {la{x)m, 2b{x)m + l)-graph G is {2a(x), 2b{x) + l)-factorable. (2) 
Every {2a{x)m - 1, 2h{x)m)-graph G is (2a(x) — 1, 2b(^x))-factorable, 
Corollary 4.5.4 [30] Let g{x) andj{x) be integer-valued functions defined on V{G). 
(1) Ifg(x) is even for allx e V{G), and G is an (mg(x), mf{x) -m + 1 )-graph, then 
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G is (g, f)-factorable. (2) If f{x) is even for allx \in V{G), and G is an {mg{x) + m -
1, mf{x))-graph, then G is {g, f)-factorable. 
Setting g(x) = 2a{x) and 2a(x) — 1, f(x) = 2b(x) + 1 and 2Z?(x), and m = 4 and m 
= 8 respectively in Lemma 4.2.3 and Lemma 4.3.2, we obtain the following 
Corollary 4.5.5 [32] (1) Every (8a(x), 86(x) + l)-graph G with at most one 
vertex v of degree 8a(v) is (2a(x), 2b{x) + l)-factorable. (2) Every (8a(x) - 2, 
^b{x))-graph G with at most one vertex w of degree 8Z?(w) is {2a{x) - 1, 2b{x))-
factorahle. 
Corollary 4.5.6 [32] (1) Every {l6a{x) + 1, 16b(x) + A)-graph G is (2a(x), 2b{x) 
+ l)-factorable. (2) Every (16a(x) — 4, l6b{x) — 2)-graph G is {2a{x) — 1, 2b{x))-
factorahle. 
From Theorem 4.2 and Theorem 4.3, we obtain 
Corollary 4.5.7 Let a and b be integer with b >a >0 . (1) Every (l2a, l2b + 2)-
graph G is (2a, 2b + l)-factorable. (2) Every {l2a — 2，l2b)-graph G is (2a 一 1， 
2b)-factorable. 
This can be regarded as a result parallel to the following known result: 
Lemma 4.5.1 [28] Let a and b be integer with b > a > 0. (1) Every (12a + 2, 
l2b + 4)-graph G is (2a, 2b + l)-factorable. (2) Every (l2a - 4, 12b — 2)-graph G 
is {2a - 1, 2b)-factorable. 
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4.6 Conclusion 
Li this chapter, we obtained some sufficient conditions for a graph to be (g, f)-
factorable. Our results generalized many results of (g, y)-factorization of graphs 
obtained in the literature. 
For future research, it is interesting to explore sufficient conditions for a graph 
to be (g, /)-factorable. Furthermore, it is also interesting to study (g, /)-factorization 
in applications, hi fact, it has been showed that (0, ^-factorization, a special {g, f)-
factorization, has applications in the scheduling of file transfers [19]. 
Chapter 5 
Conclusion 
Li this thesis, we studied the routing problem on FPGAs and the scheduling of 
file transfers using graph-based approaches. Also, we studied the (g, f)-
factorization problem. We obtained some theoretical results on the above problems. 
In this chapter, we give our concluding remarks and discuss the directions for 
further research. 
5.1 About graph-based approaches 
As we can see in this thesis, graph-based approaches are efficient. They are 
efficient because the problems needed to be studied are graph problems resulting 
from original problems in computer science, and we can use related theories in 
Graph Theory to the studies of the formulated graph problems only regardless the 
original problems. For example, in chapter 2, the original problem is to find the 
optimal four-way switch box routing structures of FPGA Greedy Routing 
Architectures. By introducing the S box graph, we convert the original problem 
into bipartite matching problems of graphs. Then, in order to study the original 
problem, we only need to study the formulated bipartite matching problems using 
bipartite matching theory. Li chapter 3, the original problem is to minimize the 
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overall finishing time in networks which transfer files among computers 
/communication centers. By introducing the file transfer graph, we convert the 
original problem into a factorization problem. Then, in order to study the original 
problem, we only need to study the formulated factorization problem using graph 
factorization theory. 
Due to their advantages, graph-based approaches have been widely used in 
many areas of computer science, which provides a strong theoretical tool for the 
development of theory of computer science. You can find the examples nearly 
everywhere in computer science, from fundamental theories to advanced theories. 
And more and more new graph-based approaches are being introduced in the 
studies of theoretical problems in computer science. 
Then, one may ask: what kind of problems in computer science can we use 
graph-based approaches to study? The problems are these ones that can be 
equivalently converted into graph problems. The key point is the equivalency of 
original problems and formulated graph problems. As we can see in section 1.1.1, a 
graph consists of two sets: one is a node (vertex) set, and the other is an edge (line) 
set. An edge represents the relation between a pair of nodes associated with it. Li 
original problems, a node may be a pin, a computer, an input, etc. And an edge may 
be a wire segment which connects two pins, a file which is transferred between two 
computers, a "and relation" between two inputs (in the graph representation of a 
Boolean function), etc. For instance, in the S box graph we formulated in chapter 2, 
a node represents a track of a switch box, and an edge represents a switch which 
connects two tracks. So, given a problem, we should first consider whether the 
elements in the problem can be mutually divided into two sets in which an element 
in one set represent a pairwise relation of elements among the other set. Then we 
should consider whether the target of the formulated graph problem exactly 
corresponds to the one of the original problem. We should guarantee the 
equivalency of the original problem and the formulated graph problem. Otherwise, 
the use of graph-based approach would be nonsense. 
The other point should be noticed is the efficiency of graph-based approaches. 
A graph-based approach is associated with a graph problem. It is easy to see that 
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different problems in computer science may be formulated as a same graph 
problem. On the other hand, a problem in computer science may be formulated as 
different graph problems. For the latter case, different approaches may get different 
results. For example, the scheduling of file transfers can be formulated as an edge-
coloring problem, as well as a {0, y)-factorization problem. However, the results in 
chapter 2 show that the factorization approach is more efficient than the edge-
coloring approach. 
Li the following, we discuss some problems that can be studied by graph-based 
approaches in FPGA routing, and the scheduling of f i le transfers. 
5.2 FPGA routing 
Routing is crucial in the FPGA design automation process because the 
feasibility of a design often depends on the routing resources rather than on the 
logic gates. The conventional approach to FPGA routing is a 2-step global/detailed 
routing scheme [5，6]. However, such routing problem has been shown to be NP-
complete in a number of 2D FPGA routing architectures. 
Li chapter 2, we studied the above routing problem in 2D FPGA Greedy 
Routing Architectures, where a locally optimal switch box can be extended to a 
whole chip routing in polynomial time. The FPGA GRA model we used is in 
Fig.l.2.1. Note that the assumption is that the connection C boxes are complete. 
Now consider a modified FPGA GRAs as follows: let the connections inside a C 
box be the switch box in Fig.1.2.2 (a). Then, we have the following: 
Problem 5.1 In the modified FPGA GRAs proposed above, what are the 
optimal structures for both the C boxes and the S boxes? 
Furthermore, let us consider 3D FPGA GRAs. In the theoretical model, we 
assume that any 2 dimensions form a 2D FPGA GRAs in Fig.l.2.1. Note that a 
switch box is a cube, and any face of the cube is a switch box in Fig.L2.2 (a). 
Although the theoretical model is not in use, we believe that it may come into 
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being under the demand of technology if we can prove that it have good property. 
Then, we have the following: 
Problem 5.2 Does the 3D FPGA GRAs have the property that a locally optimal 
switch box can be extended to a whole chip routing in polynomial time? What are 
the optimal structures of the S boxes? 
Li fact, we can use the same approach as that in chapter 2 to study the above 
problems. 
5.3 The scheduling of file transfers 
The scheduling of file transfers in networks to minimize the overall finishing 
time is NP-complete. Jn chapter 3, we applied the (0,力-factorization approach on 
the scheduling of f i le transfers under the assumption that all /(e)'s are the same. We 
know that l(e) is the amount of time needed to transfer the file corresponding to the 
edge e. See the file transfer graph G in Fig. 1.3.1. Then, the question follows: how 
about the minimum overall finishing time when /(e)'s are not the same? Li fact, it is 
the weighted {0, y)-factorization problem. There are two subcases: (1) /(e),s are 
constant; (2) l{e) is a function defined on E{G). Then, we have the following: 
Problem 5.3 In the scheduling of file transfer, if /(e),s are constant but not the 
same, is there a bound on the overall finishing time? If so, what is the bound? 
Problem 5.4 In the scheduling of file transfer, if l{e) is a function defined on 
E{G) of the file transfer graph G，is there a bound on the overall finishing time? If 
so, what is the bound? 
We can study the above problems by studying corresponding {0, y)-factorization 
problems. We conjecture that the answer is yes. 
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